ADC4320 Analogic Corporation, ADC4320 Datasheet - Page 2
![no-image](/images/no-image-200.jpg)
ADC4320
Manufacturer Part Number
ADC4320
Description
Manufacturer
Analogic Corporation
Datasheet
1.ADC4320.pdf
(8 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
SPECIFICATION
ANALOG INPUT
Input Voltage Range
Bipolar
Unipolar
Max. Input Without Damage
Input Impedance
±2.5V
±5.0V, 0-10V
±10V
Offset/Gain Adj. Sensitivity
DIGITAL INPUTS
Compatibility
Logic “0”
Logic “1”
Trigger
Loading
TriggerPulse Width
High Byte Enable
Low Byte Enable
DIGITAL OUTPUTS
Fan-Out
Logic “0”
Logic “1”
Output Coding
Transfer Pulse
Over/Under Flow
DYNAMIC
CHARACTERISTICS
Maximum Throughput Rate
A/D Conversion Time
S/H Acquisition Time
S/H Aperture Delay
S/H Aperture Jitter
S/H Feedthrough
Full Power Bandwidth
Small Signal Bandwidth
Signal to Noise Ratio
Peak Distortion
Total Harmonic Distortion
THD + Noise
ADC4320/ADC4322/
100 kHz Input @ 0 dB
495 kHz Input @ –10 dB
980 kHz Input @ –10 dB
100 kHz Input @ 0 dB
495 kHz Input @ –10 dB
980 kHz Input @ –10 dB
100 kHz Input @ 0 dB
495 kHz Input @ –10 dB
980 kHz Input @ –10 dB
100 kHz Input @ 0 dB
495 kHz Input @ –10 dB
980 kHz Input @ –10 dB
ADC4325
Specifications
5
4
3
2
4
4
1
ADC4325
±2.5V, ±5V, ±10V
0 to +10V
±15.5V
750Ω
1.5 KΩ
3 kΩ
300 ppm FSR/V
TTL, HCT, and ACT
+0.8V Max.
+2.0V Min.
Negative Edge Triggered
2 HCT Loads
100 ns Min.
Active Low, B1-B8, B1
Active Low, B9-B16
1 TTL Load
+0.4V
+2.4V
Binary, Offset Binary,
Two’s Complement
Data valid on positive edge
Valid = logic “0” (occurs only
when ±FS have been exc’d.)
500 kHz
1.1 µs Typ.
900 ns Typ.
15 ns Max.
5 ps RMS Max.
–90 dB Max.; –96 dB Typ.
2.6 MHz Min.
2.6 MHz Min.
91 dB Min.;93 dB Typ.
–
–
–92 dB Max.; –97 dB Typ.
–
–
–90 dB Max.; –95 dB Typ.
–
–
88 dB Min.; 91 dB Typ.
–
–
620 ns Typ.
ADC4320
±2.5V, ±5V, ±10V
0 to +10V
±15.5V
750Ω
1.5 KΩ
3 kΩ
300 ppm FSR/V
TTL, HCT, and ACT
+0.8V Max.
+2.0V Min.
Negative Edge Triggered
2 HCT Loads
100 ns Min.
Active Low, B1-B8, B1
Active Low, B9-B16
1 TTL Load
+0.4V
+2.4V
Binary, Offset Binary,
Two’s Complement
Data valid on positive edge
Valid = logic “0” (occurs only
when ±FS have been exc’d)
1.0 MHz
380 ns Typ.
15 ns Max.
5 ps RMS Max.
–90 dB Max.; –96 dB Typ.
3 MHz Min.
6 MHz Min.
89 dB Min.; 92 dB Typ.
79 dB Min.; 82 dB Typ.
–
–92 dB Max.; –97 dB Typ.
–84 dB Max.; –95 dB Typ.
–
–86 dB Max.; –94 dB Typ.
–79 dB Max.; –86 dB Typ.
–
84 dB Min.; 91 dB Typ.
76 dB Min.; 81 dB Typ.
–
ADC4322
±2.5V, ±5V, ±10V
0 to +10V
±15.5V
750 Ω
1.5 KΩ
3 kΩ
300 ppm FSR/V
TTL, HCT, and ACT
+0.8V Max.
+2.0V Min.
Negative Edge Triggered
2 HCT Loads
50 ns Min.
Active Low, B1-B8, B1
Active Low, B9-B16
1 TTL Load
+0.4V
+2.4V
Binary, Offset Binary,
Two’s Complement
Data valid on positive edge
Valid = logic “0” (occurs only
when ±FS have been exc’d)
2.0 MHz
300 ns Typ.
200 ns Typ.
15 ns Max.
5 ps RMS Max.
–90 dB Max.; –96 dB Typ.
6 MHz Min.
8 MHz Min.
86 dB Min.; 88 dB Typ.
76 dB Min.; 78 dB Typ.
75 dB Min.; 78 dB Typ.
–92 dB Max.; 97 dB Typ.
–84 dB Max.; –95 dB Typ.
–81 dB Max.; –88 dB Typ.
–86 dB Max. –94 dB Typ.
–80 dB Max.; –88 dB Typ.
–80 dB Max.; –85 dB Typ.
83 dB Min.; 87 dB Typ.
75 dB Min.; 77 dB Typ.
74 dB Min.; 77dB Typ.