AT94K05 ATMEL Corporation, AT94K05 Datasheet
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT94K05
Manufacturer Part Number
AT94K05
Description
5K - 40K Gates of At40k FPGA with 8-bit Microcontroller, up to 36K Bytes of SRAM and On-chip JTAG ICE
Manufacturer
ATMEL Corporation
Datasheet
1.AT94K05.pdf
(5 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Features
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Monolithic Field Programmable System Level Integrated Circuit (FPSLIC
5,000 to 40,000 Gates of Patented SRAM-based AT40K FPGA with FreeRAM
Patented AVR Enhanced RISC Architecture
Up to 36 Kbytes of Dynamically Allocated Instruction and Data SRAM
JTAG (IEEE std. 1149.1 Compliant) Interface
AVR Fixed Peripherals
Support for FPGA Custom Peripherals
16 FPGA Supplied Internal Interrupts to AVR
Up to Four External Interrupts to AVR
8 Global FPGA Clocks
Multiple Oscillator Circuits
V
3.3V 33 MHz PCI-compliant FPGA I/O
High-performance, Low-power 0.35µ CMOS Five-layer Metal Process
State-of-the-art Integrated PC-based Software Suite including Co-verification
5V I/O Tolerant
Green (Pb/Halide-free/ROHS compliant) Package Options Available
CC
– AT40K SRAM-based FPGA with Embedded High-performance RISC AVR
– 2 - 18.4 Kbits of Distributed Single/Dual Port FPGA User SRAM
– High-performance DSP Optimized FPGA Core Cell
– Dynamically Reconfigurable In-System – FPGA Configuration Access Available
– Very Low Static and Dynamic Power Consumption – Ideal for Portable and
– 120+ Powerful Instructions – Most Single Clock Cycle Execution
– High-performance Hardware Multiplier for DSP-based Systems
– Approaching 1 MIPS per MHz Performance
– C Code Optimized Architecture with 32 x 8 General-purpose Internal Registers
– Low-power Idle, Power-save and Power-down Modes
– 100 µA Standby and Typical 2-3 mA per MHz Active
– Up to 16 Kbytes x 16 Internal 15 ns Instructions SRAM
– Up to 16 Kbytes x 8 Internal 15 ns Data SRAM
– Extensive On-chip Debug Support
– Limited Boundary-scan Capabilities According to the JTAG Standard (AVR Ports)
– Industry-standard 2-wire Serial Interface
– Two Programmable Serial UARTs
– Two 8-bit Timer/Counters with Separate Prescaler and PWM
– One 16-bit Timer/Counter with Separate Prescaler, Compare, Capture
– AVR Peripheral Control – 16 Decoded AVR Address Lines Directly Accessible
– FPGA Macro Library of Custom Peripherals
– Two FPGA Clocks Driven from AVR Logic
– FPGA Global Clock Access Available from FPGA Core
– Programmable Watchdog Timer with On-chip Oscillator
– Oscillator to AVR Internal Clock Circuit
– Software-selectable Clock Frequency
– Oscillator to Timer/Counter for Real-time Clock
– 20 mA Sink/Source High-performance I/O Structures
– All FPGA I/O Individually Programmable
: 3.0V - 3.6V
Extensive Data and Instruction SRAM and JTAG ICE
On-chip from AVR Microcontroller Core to Support Cache Logic
Handheld Applications
Modes and Dual 8-, 9- or 10-bit PWM
to FPGA
®
Designs
Note: This is a summary document. A complete document is
available on our web site at www.atmel.com.
®
)
™
®
Core,
5K - 40K Gates
of AT40K FPGA
with 8-bit
Microcontroller,
up to 36K Bytes
of SRAM and
On-chip
JTAG ICE
AT94KAL Series
Field
Programmable
System Level
Integrated
Circuit
Summary
1138IS–FPSLI–1/08