MAX503 Maxim, MAX503 Datasheet - Page 7

no-image

MAX503

Manufacturer Part Number
MAX503
Description
5V / Low-Power / Parallel-Input / Voltage-Output / 10-Bit DAC
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX5033
Manufacturer:
MAXIM
Quantity:
5 510
Part Number:
MAX5033
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
MAX5033AASA
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX5033AASA+
Manufacturer:
Maxim
Quantity:
600
Part Number:
MAX5033AASA+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX5033AASA+
Quantity:
20
Part Number:
MAX5033AUSA
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX5033AUSA+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
MAX5033AUSA+
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX5033AUSA+T
Manufacturer:
MAXIM
Quantity:
5 283
Part Number:
MAX5033BASA
Manufacturer:
MAXIM/美信
Quantity:
20 000
______________________________________________________________Pin Description
* This applies to 4 + 4 + 4 input loading mode. See Table 2 for 8 + 4 input loading mode.
PIN
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
1
2
3
4
5
6
7
8
9
REFGND
REFOUT
D8/ D0
D9/ D1
NAME
DGND
REFIN
AGND
D7/ S1
LDAC
VOUT
D6/S0
ROFS
CLR
RFB
V
V
WR
D2
D3
D4
D5
CS
_______________________________________________________________________________________
A0
A1
DD
SS
D7 input when A0 = A1 = 1, or S1 input when A0 = 0 and A1 = 1. Always set S1 to 0.*
D8 input when A0 = A1 = 1, or D0 input when A0 = 0 and A1 = 1.*
D9 input when A0 = A1 = 1, or D1 input when A0 = 0 and A1 = 1.*
D2 Input Data, or tie to S0 and multiplex when A0 = 1 and A1 = 0.*
D3 Input Data, or tie to S1 and multiplex when A0 = 1 and A1 = 0.*
D4 Input Data, or tie to D0 and multiplex when A0 = 1 and A1 = 0.*
D5 Input Data, or tie to D1 and multiplex when A0 = 1 and A1 = 0.*
Address Line A0. With A1, used to multiplex 4 of 12 data lines to load low (NBL), middle (NBM),
and high (NBH) 4-bit nibbles. (12 bits can also be loaded as 8+4.)
Address Line A1. Set A0 = A1 = 0 for NBL and NBM, A0 = 0 and A1 = 1 for NBL, A0 = 1 and A1 =
0 for NBM, or A0 = A1 = 1 for NBH. See Table 2 for complete input latch addressing.
Write Input (active low). Used with CS to load data into the input latch selected by A0 and A1.
Chip Select (active low). Enables addressing and writing to this chip from common bus lines.
Digital Ground
Reference Input. Input for the R-2R DAC. Connect an external reference to this pin or a jumper to
REFOUT (pin 18) to use the internal 2.048V reference.
Analog Ground
Clear (active low). A low on CLR resets the DAC latches to all 0s.
Load DAC Input (active low). Driving this asynchronous input low transfers the contents of the input
latch to the DAC latch and updates VOUT.
Reference Ground must be connected to AGND when using the internal reference. Connect to V
to disable the internal reference and save power.
Reference Output. Output of the internal 2.048V reference. Tie to REFIN to drive the R-2R DAC.
Negative Power Supply. Usually ground for single-supply or -5V for dual-supply operation.
Voltage Output. Op-amp buffered DAC output.
Feedback Pin. Op-amp feedback resistor. Always connect to VOUT.
Offset Resistor Pin. Connect to VOUT for G = 1, to AGND for G = 2, or to REFIN for bipolar output.
Positive Power Supply (+5V)
D6 input when A0 = A1 = 1, or S0 input when A0 = 0 and A1 = 1. Always set S0 to 0.*
5V, Low-Power, Parallel-Input,
Voltage-Output, 10-Bit DAC
FUNCTION
DD
7

Related parts for MAX503