MAX3110E Maxim, MAX3110E Datasheet - Page 20
![no-image](/images/no-image-200.jpg)
MAX3110E
Manufacturer Part Number
MAX3110E
Description
SPI/MICROWIRE-Compatible UART and 15kV ESDProtected RS-232 Transceivers with Internal Capacitors
Manufacturer
Maxim
Datasheet
1.MAX3110E.pdf
(32 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX3110ECNI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX3110ECNI+G36
Manufacturer:
Maxim
Quantity:
774
Part Number:
MAX3110ECWI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX3110ECWI+G36
Manufacturer:
Maxim
Quantity:
1 096
Company:
Part Number:
MAX3110EENI+G36
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
MAX3110EEWI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX3110EEWI+G36
Manufacturer:
Maxim
Quantity:
219
Part Number:
MAX3110EWI
Manufacturer:
MAXIM/美信
Quantity:
20 000
The baud-rate generator determines the rate at which
the transmitter and receiver operate. Bits B3–B0 in the
write configuration register determine the baud-rate
divisor (BRD), which divides the X1 oscillator frequen-
cy. The on-board oscillator operates with either a
1.8432MHz or a 3.6864MHz crystal or is driven at X1
with a 45% to 55% duty-cycle square wave. Table 6
shows baud-rate divisors for given input codes as well
as the baud rate for 1.8432MHz and 3.684MHz crystals.
The generator’s clock is 16-times the baud rate.
Using the Read Data or Write Data register clears the
interrupt IRQ, assuming the conditions that initiated the
interrupt no longer exist. Table 7 gives the details for
each interrupt source. Figure 6 shows the functional
diagram for the interrupt sources and mask blocks.
Following are two examples of setting up an IRQ for the
MAX3110E/MAX3111E:
Example 1. Set up only the transmit buffer-empty inter-
rupt. Send the 16-bit word below into DIN of the
MAX3110E/MAX3111E using the Write Configuration
register. This 16-bit word configures the MAX3110E/
MAX3111E for 9600bps, 8-bit words, no parity, and one
stop bit with a 1.8432MHz crystal.
Example 2. Set up only the data-available (or data-
being-read) interrupt.
Send the 16-bit word below into DIN of the
MAX3110E/MAX3111E using the Write Configuration
register. This 16-bit word configures the MAX3110E/
MAX3111E for 9600bps, 8-bit words, no parity, and one
stop bit with a 1.8432MHz crystal.
The MAX3110E/MAX3111E contain an 8-word receive
FIFO for data received by the UART to minimize
processor overhead. Using the UART-software shut-
down clears the receive FIFO. Upon power-up, the
receive FIFO is enabled. To disable the receive FIFO,
set the FEN bit high when writing to the Write
Configuration register. To check whether the FIFO is
enabled or disabled, read back the FEN bit using the
Read Configuration.
SPI/MICROWIRE-Compatible UART and ±15kV ESD-
Protected RS-232 Transceivers with Internal Capacitors
20
______________________________________________________________________________________
binary 1100100000001010
HEX C80A
binary 1100010000001010
HEX C40A
Interrupt Sources and Masks
Baud-Rate Generator
Receive FIFO
Table 6. Baud-Rate Selection*
*Standard baud rates shown in bold
**Default baud rate
Figure 6. Functional Diagram for Interrupt Sources and Mask
Blocks
IRQ
B3 B2 B1 B0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
N
BAUD
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0**
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
DIVISION
RATIO
128
192
384
16
32
64
12
24
48
96
1
2
4
8
3
6
1.8432MHz)
RM MASK
TM MASK
PM MASK
TRANSITION ON RX
RAM MASK
FRAMING ERROR
RAM MASK
Q
Q
Q
115.2k**
(f
BAUD
RATE
57.6k
28.8k
14.4k
38.4k
19.2k
7200
3600
1800
9600
4800
2400
1200
OSC
S
R
S
R
S
R
900
600
300
=
NEW DATA AVAILABLE
DATA READ
TRANSMIT BUFFER EMPTY
DATA READ
PE = 1 AND RECEIVED
PARITY BIT = 1
PE = 0 OR RECEIVED
PARITY BIT = 0
SHUTDOWN
SHUTDOWN
3.6864MHz)
230.4k**
(f
115.2k
BAUD
RATE
57.6k
28.8k
14.4k
76.8k
38.4k
19.2k
7200
3600
1800
9600
4800
2400
1200
OSC
600
=