MAX1601 Maxim, MAX1601 Datasheet - Page 12

no-image

MAX1601

Manufacturer Part Number
MAX1601
Description
Dual-Channel CardBus and PCMCIA Power Switches with SMBus Serial Interface
Manufacturer
Maxim
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX16010TAA+T
Manufacturer:
ATMEL
Quantity:
21 400
Part Number:
MAX16010TAA+T
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX16010TAB+
Manufacturer:
Maxim
Quantity:
107
Part Number:
MAX16010TAB+T
Manufacturer:
MAXIM
Quantity:
12
Company:
Part Number:
MAX16010TAB+T
Quantity:
2 300
Part Number:
MAX16016PTBZ+T
Manufacturer:
Maxim10
Quantity:
6 930
Part Number:
MAX16016PTBZ+T
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1601EAI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX1601EAJ
Manufacturer:
ST
Quantity:
45
The SMBus serial interface is a two-wire interface with
multi-mastering capability, intended to control low-
speed peripheral devices in low-power portable equip-
ment applications. SMBus is similar to I
AccessBus, but has slightly different logic threshold
voltage levels, different fixed addresses, and a sus-
pend-mode register capability. To obtain a complete
set of specifications on the SMBus interface, call Intel at
(800) 253-3696 and ask for product code SBS5220.
These dual-channel PC Card switch devices respond to
two of four different addresses, depending on the state
of the ADR address pin. Normal writing to the device is
done by transmitting one of four addresses, followed by
a single data byte, to program the channel selected.
Write transmissions to the interrupt pointer address are
not supported by these devices. Reading from the
device is done by transmitting one of two addresses cor-
Dual-Channel CardBus and PCMCIA
Power Switches with SMBus™ Serial Interface
______SMBus™ Interface Operation
Table 1. SMBus Addressing
Table 2. Command Format for Channel A Write Operations (address 1010000 or 1010010)
I
SMBus is a trademark of Intel Corp.
12
ADDRESS
2
C is a trademark of Philips Corp.
0001100
1010000
1010001
1010010
1010011
7 (MSB)
0 (LSB)
SMB
BIT
______________________________________________________________________________________
6
5
4
3
2
1
Don’t care
Grounded
Grounded
Tied to VL
Tied to VL
VPPAPGM
ADR PIN
VCCAHIZ
MASKFLT
VCCAON
VCCA3/5
VPPAHIZ
VPPAON
OP/SUS
NAME
POR STATE
FUNCTION
Channel A
Channel B
Channel A
Channel B
WRITE
N/A
0
0
0
0
0
0
0
0
SMBus Addressing
Operate/suspend bit. Selects which latch receives data: high = operation,
low = suspend.
Turns on VCCA when high, pulls VCCA to GND when low.
If VCCA is on, a high connects VY to VCCA, and a low connects VX to VCCA.
Puts VCCA in a high-impedance state when high. Overrides VCCAON.
Turns on VPPA when high, pulls VPPA to GND when low.
If VPPA is on, a high connects VPPA to 12INA, and a low connects VPPA to VCCA.
Puts VPPA in a high-impedance state when high. Overrides VPPAON.
Masks fault interrupts from both channel A and channel B when high.
Interrupt Pointer
Channel A/B faults
Channel A/B faults
Channel A/B faults
Channel A/B faults
READ FUNCTION
2
C™ and
responding to either the A channel address (which will
provide data about faults for both A and B channels) or
to the interrupt pointer address (discussed later).
The normal start condition consists of a high-to-low
transition on SMBDATA while SMBCLK is high. The
7-bit address is followed by a bit that designates a read
or write operation: high = read, low = write. If the 7-bit
address matches one of the supported function
addresses, the IC issues an acknowledge pulse by
pulling the SMBDATA line low. If the address is not
valid, the IC stays off of the bus and ignores any data
on the bus until a new start condition is detected. Once
the IC receives a valid address that includes a write bit,
it expects to receive one additional byte of data. If a
stop condition or new start condition is detected before
a complete byte of data is clocked in, the IC interprets
this as an error and all of the data is rejected and lost.
SMBDATA and SMBCLK are Schmitt triggered and can
accommodate slower edges. However, rising edges
should still be faster than 1 s, and falling edges should
be faster than 300ns.
If the IC receives a valid address immediately followed
by a write bit, the IC becomes a slave receiver. The
slave IC generates a first acknowledge after the
address and write bit, and a second acknowledge after
the command byte. A stop condition following the com-
mand (data) byte causes immediate execution of the
command, unless the data included a low SUS/OP bit.
If the data included a low SUS/OP bit, the command is
stored in the suspend-mode register and is executed
only when the SMBSUS pin is pulled low (Figure 3).
FUNCTION
SMBus Write Operations

Related parts for MAX1601