USBN9604 National Semiconductor, USBN9604 Datasheet - Page 32

no-image

USBN9604

Manufacturer Part Number
USBN9604
Description
USBN9603/USBN9604 Universal Serial Bus Full Speed Node Controller with Enhanced DMA Support
Manufacturer
National Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
USBN9604-28M
Manufacturer:
NS
Quantity:
1 000
Part Number:
USBN9604-28M
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
USBN9604-28M/NOPB
Manufacturer:
Freescale
Quantity:
2 314
Part Number:
USBN9604-28M/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
USBN9604-28MX
Manufacturer:
ST
0
Part Number:
USBN9604-28MX
Manufacturer:
NS/国半
Quantity:
20 000
Part Number:
USBN9604-28MX/NOPB
Manufacturer:
NS21
Quantity:
1 495
Part Number:
USBN9604-28MX/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
USBN9604-28MX/NOPB
Quantity:
39
Part Number:
USBN9604SLBX
Manufacturer:
SAMSUNG
Quantity:
4 712
Part Number:
USBN9604SLBX
Manufacturer:
NSC
Quantity:
8 000
Part Number:
USBN9604SLBX
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
USBN9604SLBX
Quantity:
2 500
www.national.com
7.0 Register Set
7.1.4
NFS
Node Functional State. The firmware should initiate all required state transitions according to the respective status bits in
the Alternate Event (ALTEV) register. The valid transitions are shown in Figure 18. The node functional state bits set the
node state, as shown in Table 6.
7.1.5
WARN
One of the unmasked bits in the FIFO Warning Event (FWEV) register has been set. This bit is cleared by reading the FWEV
register.
ALT
Alternate. One of the unmasked ALTEV register bits has been set. This bit is cleared by reading the ALTEV register.
Node Functional State Register (NFSR)
Main Event Register (MAEV)
0
0
1
1
1
see text
NFS
INTR
bit 7
bit 7
0
1
0
1
0
0
NodeReset
NodeResume
NodeOperational This is the normal operational state. In this state the node is
NodeSuspend
(Continued)
Node State
RX_EV
bit 6
bit 6
0
r
bit 5
This is the USB Reset state. This is entered upon a module
reset or by software upon detection of a USB Reset. Upon entry,
all endpoint pipes are disabled. DEF in the Endpoint Control 0
(EPC0) register and AD_EN in the Function Address (FAR)
register should be cleared by software on entry to this state. On
exit, DEF should be reset so the device responds to the default
address.
In this state, resume "K" signalling is generated. This state
should be entered by firmware to initiate a remote wake-up
sequence by the device. The node must remain in this state for
at least 1 mS and no more than 15 mS.
configured for operation on the USB bus.
Suspend state should be entered by firmware on detection of a
Suspend event while in Operational state. While in Suspend
state, the transceivers operate in their low-power suspend mode.
All endpoint controllers and the bits TX_EN, LAST and RX_EN
are reset, while all other internal states are frozen. On detection
of bus activity, the RESUME bit in the ALTEV register is set. In
response, software can cause entry to NodeOperational state.
bit 5
ULD
CoR
0
Table 6. USB Functional States
Reserved
-
-
bit 4
bit 4
NAK
0
r
32
FRAME
bit 3
CoR
bit 3
0
Description
TX_EV
bit 2
bit 2
0
r
bit 1
ALT
bit 1
0
r
0
NFS1-0
r/w
WARN
bit 0
bit 0
0
r
0

Related parts for USBN9604