AP89341 Aplus Integrated circuits Inc., AP89341 Datasheet - Page 4

no-image

AP89341

Manufacturer Part Number
AP89341
Description
Voice Otp Ic
Manufacturer
Aplus Integrated circuits Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AP89341
Manufacturer:
MITSUBISHI
Quantity:
120
Part Number:
AP89341
Manufacturer:
APLUS
Quantity:
20 000
Part Number:
AP89341 SOP28
Manufacturer:
APLUS
Quantity:
20 000
PIN DESCRIPTIONS
Ver 3.0
S1 ~ S8
Input Trigger Pins:
- In Key Trigger Mode, S1 to S8 is used to trigger the first 32 out of the total 254 Voice Groups .
- In CPU Parallel Command Mode, S1 to S8 serve as Voice Group address inputs for 254 Voice
- In CPU Serial Command Mode, S1 is Chip Select (SC) pin to initiate the command input. S2 is
- In OTP Programming Mode, S1 to S8 are used as data I/O pins.
SBT
Input Trigger Pin:
- In Key Trigger Mode, this pin is trigger pin to trigger the playback of Voice Groups one by one
- In CPU Parallel Command Mode, this pin is used as address strobe to latch the Voice Group
- In OTP Programming Mode, this pin is used as PGM signal.
VDD and AVDD
Power Supply Pins: These two pins must be connected together to the positive power supply.
VSS and AVSS
Power Ground Pins: These two pins must be connected to the power ground.
M0 and M1
Operating Mode Setting Pins:
- M1=0, M0=0 set the chip into Key Trigger Mode
- M1=0, M0=1 set the chip into CPU Parallel Command Mode
- M1=1, M0=0 set the chip into CPU Serial Command Mode
- M1=1, M0=1 set the chip into OTP Programming Mode
VOUT1 and VOUT2
Digital PWM output pins which can drive speaker and buzzer directly for voice playback.
OSC
During voice playback, an external resistor is connect between this pin and the VDD pin to set the
sampling frequency. In OTP Programming Mode, this is the ACLK input signal.
VPP
During voice playback, this pin must be connected together with VDD to the positive power supply
voltage. In OTP Programming Mode, this pin is connected to a separate 6.5V power supply voltage
for EPROM programming.
OUT1, OUT2 and OUT3
- In Key Trigger Mode and CPU Parallel Command Mode, these pins are user programmable pins
- In CPU Serial Command Mode, OUT1, OUT2 and OUT3 are fixed as BUSY, POUT and FULL
- During OTP programming, OUT1 serves as OEB while OUT2 serves as SIO (serial data IO).
COUT
Analog 8-bit current mode D/A output for voice playback
RST
Chip reset in playback mode or DCLK pin in OTP programming mode.
Groups with S1 as LSB and S8 as MSB.
the Serial Clock (SCK) pin which clocks the input command and data bits into the chip. S3 is the
Data In (DI) pin in which command and data bits are shifted input into the chip.
sequentially.
address input at S1 to S8 and starts the voice playback.
for the STOP pulse, BUSY and LED signals.
status output which tell the status of the chip operation. POUT can be further configurable to
BUSYB, 8K, 4K, 2K, 1K, 16Hz, 1M and EMPTY (or FULLB).
Integrated Circuits Inc.
3
aP89341/170/085
Aug 17, 2007

Related parts for AP89341