MBM30LV0064 Fujitsu Microelectronics, Inc., MBM30LV0064 Datasheet - Page 4

• Manufacturer Part Number: MBM30LV0064
• Description: Flash Memory 64m 8m X 8 Bit Nand-type
• Manufacturer: Fujitsu Microelectronics, Inc.

4
MBM30LV0064
Pin Number Pin Name
18 to 21
24 to 27
28 to 39
PIN DESCRIPTIONS
6 to 17
1,22
43
42
40
41
23
44
2
3
4
5
I/O0 to
V
CLE
N.C.
I/O7
ALE
R/B
WE
WP
V
CE
RE
V
SE
CC
CC
SS
q
Data Input/Output
The I/O ports are used for transferring command, address, and input/output data into
and out of the device. The I/O pins will be high impedance when the outputs are dis-
abled or the device is not selected.
Command Latch Enable
The CLE signal enables the acquisition of the made command into the internal com-
mand register. When CLE=“H”, command are latched into the command register from
the I/O port upon the rising edge of the WE signal.
Address Latch Enable
The ALE signal enables the acquisition of either address or data into the internal ad-
dress/data register. The rising edge of WE latch in addresses when ALE is high and
data when ALE is low.
Chip Enable
The CE signal is used to select the device. When CE is high, the device enters a low
power standby mode. If CE transitions high during a read operation, the standby mode
will be entered. However, the CE signal is ignored if the device is in a busy state(R/B=L)
during a program or erase operation.
Read Enable
The RE signal controls the serial data output. The falling edge of RE drives the data
onto the I/O bus and increments the column address counter by one.
Write Enable
The WE signal controls writes from the I/O port. Data, address, and commands on the
I/O port are latched upon the rising of the WE pulse.
Write Protect
The WP signal protects the device against accidental erasure or programming during
power up/down by disabling the internal high voltage generators. WP should be kept
low when the device powers up until V
should be low when V
Spare Area Enable
The SE input enables the spare area during sequential data input, page program, and
Read 1.
Ready Busy Output
The R/B output signal is used to indicate the operating status of the device. During pro-
gram, erase, or read, R/B is low and will return high upon the completion of the opera-
tion. The output buffer for this signal is an open drain.
Output Buffer Power Supply
The V
cally isolated from V
Power Supply
Ground
No Connection
CC
q input supplies the power to the I/O interface logic. This power line is electri-
CC
CC
for the purpose of supporting 5V tolerant I/O.
falls below 2.5 V.
Descriptions
CC
is above 2.5 V. During power down, WP