MBM29PL160TD Fujitsu Microelectronics, Inc., MBM29PL160TD Datasheet - Page 21

no-image

MBM29PL160TD

Manufacturer Part Number
MBM29PL160TD
Description
16m 2m X 8/1m X 16 Bit
Manufacturer
Fujitsu Microelectronics, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MBM29PL160TD-75PF-FLE1
Manufacturer:
SPANSION
Quantity:
264
Part Number:
MBM29PL160TD-75PFTN
Manufacturer:
FUJI/富士电机
Quantity:
20 000
Part Number:
MBM29PL160TD-75PFTN-FK
Manufacturer:
FUJI/富士电机
Quantity:
20 000
Part Number:
MBM29PL160TD-75PFTN-FL
Manufacturer:
SPANSION
Quantity:
2 819
DQ
Toggle Bit II
Notes: 1. Performing successive read operations from any address will cause DQ
Word/Byte Configuration
Data Protection
Program
Erase
Erase Suspend Read
(Erase Suspended Sector)
(Note 1)
Erase-Suspend Program
This Toggle Bit II, along with DQ
Algorithm or in Erase Suspend.
Successive reads from the erasing sector will cause DQ
device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ
to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte address
of the non-erase suspended sector will indicate a logic “1” at DQ
DQ
Program operation is in progress.
For example, DQ
(DQ
Furthermore, DQ
mode, DQ
The BYTE pin selects the byte (8-bit) mode or word (16-bit) mode for the MBM29PL160TD/BD device. When
this pin is driven high, the device operates in the word (16-bit) mode. The data is read and programmed at DQ
to DQ
becomes the lowest address bit and DQ
an 8-bit operation and hence commands are written at DQ
Figures 11 to 13 for the timing diagrams.
The MBM29PL160TD/BD is designed to offer protection against accidental erasure or programming caused by
spurious system level signals that may exist during power transitions. During power up the device automatically
resets the internal state machine to the Read mode. Also, with its control register architecture, alteration of the
memory contents only occurs after successful completion of specific multi-bus cycle command sequence.
The device also incorporates several features to prevent inadvertent write cycles resulting form V
and power-down transitions or system noise.
2
6
2
2. Reading the byte address being programmed while in the erase-suspend program mode will indicate
is different from DQ
toggles while DQ
15
. When this pin is driven low, the device operates in byte (8-bit) mode. Under this mode, DQ
logic “1” at the DQ
toggle.
2
MBM29PL160TD
toggles if this bit is read from an erasing sector.
Mode
2
2
and DQ
can also be used to determine which sector is being erased. When the device is in the erase
6
does not.) See also Table 10 and Figure 15.
2
in that DQ
2
6
bit. However, successive reads from the erase-suspended sector will cause DQ
can be used together to determine if the erase-suspend-read mode is in progress.
6
, can be used to determine whether the device is in the Embedded Erase
6
toggles only when the standard program or Erase, or Erase Suspend
Table 10
8
to DQ
DQ
DQ
DQ
0
1
14
7
7
7
-75/-90
bits are tri-stated. However, the command bus cycle is always
Toggle Bit Status
2
to toggle during the Embedded Erase Algorithm. If the
0
to DQ
/MBM29PL160BD
Toggle (Note 1)
2
.
7
and DQ
Toggle
Toggle
DQ
1
6
8
to DQ
6
to toggle.
15
bits are ignored. Refer to
1 (Note 2)
Toggle
Toggle
DQ
1
CC
2
15
-75/-90
power-up
/A
-1
pin
2
to
0
2
21

Related parts for MBM29PL160TD