74AHC574 NXP Semiconductors, 74AHC574 Datasheet

no-image

74AHC574

Manufacturer Part Number
74AHC574
Description
Octal D-type ?ip-?op; Positive Edge-trigger; 3-state
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74AHC574BQ,115
Manufacturer:
ROHM
Quantity:
12 000
Part Number:
74AHC574BQ,115
Manufacturer:
NXP
Quantity:
12 000
Part Number:
74AHC574D
Manufacturer:
NXP
Quantity:
2 270
Part Number:
74AHC574PWЈ¬118
Manufacturer:
NXP
Quantity:
2 500
1. General description
2. Features
The 74AHC574; 74AHCT574 are high-speed Si-gate CMOS devices and are pin
compatible with Low Power Schottky TTL (LSTTL). They are specified in compliance with
JEDEC standard no. 7A.
The 74AHC574; 74AHCT574 are octal D-type flip-flops featuring separate D-type inputs
for each flip-flop and 3-state outputs for bus oriented applications. A clock (CP) and an
output enable (OE) input are common to all flip-flops.
The 8 flip-flops will store the state of their individual D-inputs that meet the set-up and hold
times requirements on the LOW-to-HIGH CP transition.
When OE is LOW the contents of the 8 flip-flops are available at the outputs. When OE is
HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does
not affect the state of the flip-flops.
The 74AHC574; 74AHCT574 is functionally identical to the 74AHC564; 74AHCT564, but
has non-inverting outputs. The 74AHC574; 74AHCT574 is functionally identical to
the 74AHC374; 74AHCT374, but has a different pinning.
I
I
I
I
I
I
I
I
I
I
I
74AHC574; 74AHCT574
Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 02 — 24 January 2008
Balanced propagation delays
All inputs have a Schmitt-trigger action
3-state non-inverting outputs for bus orientated applications
8-bit positive, edge-triggered register
Independent register and 3-state buffer operation
Common 3-state output enable input
For 74AHC574 only: operates with CMOS input levels
For 74AHCT574 only: operates with TTL input levels
ESD protection:
Multiple package options
Specified from 40 C to +85 C and from 40 C to +125 C
N
N
N
HBM JESD22-A114E exceeds 2000 V
MM JESD22-A115-A exceeds 200 V
CDM JESD22-C101C exceeds 1000 V
Product data sheet

Related parts for 74AHC574

74AHC574 Summary of contents

Page 1

... HIGH, the outputs go to the high-impedance OFF-state. Operation of the OE input does not affect the state of the flip-flops. The 74AHC574; 74AHCT574 is functionally identical to the 74AHC564; 74AHCT564, but has non-inverting outputs. The 74AHC574; 74AHCT574 is functionally identical to the 74AHC374; 74AHCT374, but has a different pinning. ...

Page 2

... D4 6 OUTPUTS FF8 FF2 FF3 FF4 Rev. 02 — 24 January 2008 74AHC574; 74AHCT574 4.5 0. mna800 FF5 FF6 ...

Page 3

... Logic symbol 74AHC_AHCT574_2 Product data sheet Octal D-type flip-flop; positive edge-trigger; 3-state mna798 Fig 4. Rev. 02 — 24 January 2008 74AHC574; 74AHCT574 mna446 IEC logic symbol © ...

Page 4

... 001aah037 Fig 6. Description 3-state output enable input (active LOW) data input ground (0 V) clock input (LOW-to-HIGH, edge triggered) supply voltage Rev. 02 — 24 January 2008 74AHC574; 74AHCT574 74AHC574 74AHCT574 terminal 1 index area ...

Page 5

... P derates linearly with 8 mW/K above 70 C. tot [3] P derates linearly with 5.5 mW/K above 60 C. tot [4] P derates linearly with 4.5 mW/K above 60 C. tot 74AHC_AHCT574_2 Product data sheet 74AHC574; 74AHCT574 Octal D-type flip-flop; positive edge-trigger; 3-state Input Conditions V < ...

Page 6

... I V output voltage O T ambient temperature amb t/ V input transition rise and fall rate 9. Static characteristics Table 6. Static characteristics Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions For type 74AHC574 V HIGH-level input voltage LOW-level ...

Page 7

... 4 GND; or GND GND 2 GND 4.0 Rev. 02 — 24 January 2008 74AHC574; 74AHCT574 + +125 C Unit Max Min Max Min 2.0 - 2.0 0 4.4 - 4.4 - 3.8 - 3.70 0.1 - 0.1 - 0.36 - 0.44 - 0. ...

Page 8

... NXP Semiconductors 10. Dynamic characteristics Table 7. Dynamic characteristics GND = 0 V. For test circuit see Figure Symbol Parameter Conditions For type 74AHC574 t propagation CP to Qn; see pd delay enable time OE to Qn; see ...

Page 9

... Octal D-type flip-flop; positive edge-trigger; 3-state …continued 10 Min Typ Figure 8 3.5 3.0 Figure 8 1.5 1.5 [ MHz [2] Figure 7 - 4.4 - 6.3 Figure 9 - 4.3 - 6.1 [2] Figure 9 - 4.3 - 6.2 Figure 7 130 180 85 115 5.0 Figure 8 3.0 Rev. 02 — 24 January 2008 74AHC574; 74AHCT574 + +125 C Unit [1] Max Min Max Min - - 8.6 1.0 10.0 10.6 1.0 12.0 9.0 1.0 10.5 11.0 1.0 12.5 9.0 1.0 10.5 10.1 1.0 11 ...

Page 10

... OL OH Fig 7. Propagation delay input (CP) to output (Qn), clock input (CP) pulse width and the maximum frequency (CP) 74AHC_AHCT574_2 Product data sheet 74AHC574; 74AHCT574 Octal D-type flip-flop; positive edge-trigger; 3-state …continued 10 [1] Min Typ Figure 8 1 ...

Page 11

... OL OH Fig 9. Enable and disable times Table 8. Measurement points Type 74AHC574 74AHCT574 74AHC_AHCT574_2 Product data sheet 74AHC574; 74AHCT574 Octal D-type flip-flop; positive edge-trigger; 3-state GND ...

Page 12

... DUT Load , pF pF Rev. 02 — 24 January 2008 74AHC574; 74AHCT574 open C L 001aad983 of the pulse generator position PHL ...

Page 13

... 0.49 0.32 13.0 7.6 10.65 1.27 0.36 0.23 12.6 7.4 10.00 0.019 0.013 0.51 0.30 0.419 0.05 0.014 0.009 0.49 0.29 0.394 REFERENCES JEDEC JEITA MS-013 Rev. 02 — 24 January 2008 74AHC574; 74AHCT574 detail 1.1 1.1 1.4 0.25 0.25 0.4 1.0 0.043 0.043 0.055 0.01 0.01 0.016 0.039 EUROPEAN ...

Page 14

... Octal D-type flip-flop; positive edge-trigger; 3-state 2.5 scale (1) ( 0.30 0.2 6.6 4.5 0.65 0.19 0.1 6.4 4.3 REFERENCES JEDEC JEITA MO-153 Rev. 02 — 24 January 2008 74AHC574; 74AHCT574 detail 6.6 0.75 0.4 1 0.2 0.13 6.2 0.50 0.3 EUROPEAN ...

Page 15

... Octal D-type flip-flop; positive edge-trigger; 3-state 2.5 scale (1) ( 4.6 3.15 2.6 1.15 0.5 3.5 4.4 2.85 2.4 0.85 REFERENCES JEDEC JEITA MO-241 - - - Rev. 02 — 24 January 2008 74AHC574; 74AHCT574 detail 0.5 0.05 0.1 0.1 0.05 0.3 EUROPEAN PROJECTION SOT764 ...

Page 16

... Section • Section 74AHC_AHCT574_1 19990616 74AHC_AHCT574_2 Product data sheet 74AHC574; 74AHCT574 Octal D-type flip-flop; positive edge-trigger; 3-state Data sheet status Product data sheet 3: DHVQFN20 package added. 7: derating values added for DHVQFN20 package. 11: outline drawing added for DHVQFN20 package. Product specification Rev. 02 — ...

Page 17

... Contact information For more information, please visit: For sales office addresses, please send an email to: 74AHC_AHCT574_2 Product data sheet 74AHC574; 74AHCT574 Octal D-type flip-flop; positive edge-trigger; 3-state [3] Definition This document contains data from the objective specification for product development. ...

Page 18

... Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 15 Contact information Contents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 74AHC574; 74AHCT574 Octal D-type flip-flop; positive edge-trigger; 3-state Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2008. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp ...

Related keywords