TD7624AFN TOSHIBA Semiconductor CORPORATION, TD7624AFN Datasheet
TD7624AFN
Available stocks
Related parts for TD7624AFN
TD7624AFN Summary of contents
Page 1
... AND I C BUS SYSTEM, 1.3 GHz DIRECT TWO MODULUS-TYPE FREQUENCY SYNTHESIZER FOR TV AND CATV The TD7624AFN can be combined with a micro CPU to create a highly functional frequency synthesizer. The control data conforms to 3-wire bus and standard I can be used to easily switch for easy tuner system set-up. ...
Page 2
... RECOMMENDED SUPPLY VOLTAGE PIN PIN NAME No PLL Power Supply CC1 Band Switch Power Supply CC2 RATING UNIT V 6.0 V CC1 CC2 P 560 −20~85 °C opr T −55~150 °C stg MIN TYP. MAX 4.5 5.0 5.5 V ― 9.9 CC1 TD7624AFN UNIT V V 2001-03-01 2/21 ...
Page 3
... PIN INTERFACE TD7624AFN 2001-03-01 3/21 ...
Page 4
... V 1 LkH mode Pins BsL V 1 Pins BsH I 1 Pins BsL I 1 Pins BsH V 1 ― BIL V 1 ― BIH TD7624AFN MIN TYP. MAX UNIT 4.5 5.0 5 ― 9.9 V CC1 ― ― ― ― ― ...
Page 5
... SCL t BUF t ― HD;STA t LOW t HIGH bus mode) t SU;STA Refer to data timing chart t HD;DAT t SU;DAT SU;STO TD7624AFN MIN. TYP. MAX. UNIT −200 ― ― µA ― ― 200 ±50 ±60 ±90 µA ±230 ±280 ±420 ― ― 0.4 V 0.0 ― V ...
Page 6
... Fig.1 3-wire bus data timing chart 2 Fig bus data timing chart TD7624AFN (Falling edge timing) (Falling edge timing) 2001-03-01 6/21 ...
Page 7
... OPERATION INSTRUCTIONS TD7624AFN can be controlled with either the 3-wire bus or standard I The 3-wire bus mode is equipped with an 18-bit / 19-bit automatic selection circuit. Frequency steps can be switched, depending on the voltage applied to the BUS-SW pin. 2 The I C bus conforms to the standard I consisting of WRITE mode where data are received and READ mode where data are transmitted. In READ mode, the voltage applied on the converter input pin can be transmitted and output with 5-level resolution ...
Page 8
... Normal data format ) applied on the BUS-SW pin and the transfer DATA bit length, CC X’TAL RATIO 18-bit Cannot be set 19-bit 18-bit 19-bit 1 / 128 (18-bit transmission) (19-bit transmission) TD7624AFN REFERENCE STEP FREQUENCY FREQUENCY ← ← 50 kHz 50 kHz 62.5 kHz 62.5 kHz 31.25 kHz 31.25 kHz 2001-03-01 8/21 ...
Page 9
... The programmed counter data transmits the 19-bit data, latched on the falling edge of the enable signal. During 19-bit data transmission, the phase comparator reference frequency divider ratio is automatically set to “1 / 80” or “1 / 128” in BUS-SW mode. Details of the data timing, see the data timing chart (Figure 1) TD7624AFN 2001-03-01 9/21 ...
Page 10
... DIVIDER RATIO SETTING VIA TEST MODE 1 / 128 Note: The data timing is the same as normal data. DATA TRANSMISSION LENGTH 18-bit 19-bit 18-bit 19-bit 18-bit 19-bit Fig.5 Test data format TD7624AFN SET REFERENCE FREQUENCY DIVIDER RATIO 128 128 2001-03-01 10/21 ...
Page 11
... Reference signal output : B4, Counter output : Reference signal output : B4 counter output : B2 Comparative signal input : Reference signal input STEP FREQUENCY 62.5 k 31. Don’t care TD7624AFN NOTE ― (check output : NF Don’t care 2001-03-01 11/21 ...
Page 12
... I C BUS COMMUNICATIONS CONTROL― The TD7624AFN conform to standard I 2 The I C bus mode enables two-way bus communications with the WRITE mode, which receives data, and READ mode, which status data. WRITE and READ mode are set using the last bit ( bit) of the address byte. ...
Page 13
... For the voltage applied on the converter input pin, 5-level resolution, and the output bits, see the table. (Ex : The AFT output voltage data can be given to the master device.) TD7624AFN stops, bit 1 is CC1 higher, transmission is CC1 is turned on, bit 1 is also set to [1] ...
Page 14
... × × × MA1 MA0 TD7624AFN LSB MA1 MA0 R / W=0 ACK N10 N9 N8 ACK ACK (L) RSa RSb OS ACK ( ACK (L) × : DON’T Care ACK : Acknowledged (L) : Latch and transfer timing ...
Page 15
... Reference signal output 0 1 Reference signal output : B4 counter output : B2 Comparative signal input : SDA 0 0 Reference signal input STEP FREQUENCY 62.5 k 31. Don’t care TD7624AFN NOTE ― : B4, Counter output : B2 : SCL (check output : NF) 2001-03-01 15/21 ...
Page 16
... I C BUS CONTROL SUMMARY The bus control format of TD7624AFN conforms to the Philips I Data transmission format (1) Start / Stop condition (3) Acknowledge TD7624AFN 2 C bus control format. (2) Bit transfer (4) Slave address Purchase of TOSHIBA I C components conveys a ...
Page 17
... TEST CIRCUIT 1 Evaluation circuit board TEST CIRCUIT 2 Input sensitivity test circuit Test mode circuit TD7624AFN 2001-03-01 17/21 ...
Page 18
... TEST CIRCUIT 3 Bandswitch drive test circuit SYSTEM APPLICATION DIAGRAM TD7624AFN 2001-03-01 18/21 ...
Page 19
... R1) with : Kv = Oscillator control sensitivity (radian / Second / Volts) Icomp = Charge-pump current (A) ωn = Natural radian frequency (radian / Second Total counter ratio ε = Dumping-factor (generally : dumping-factor is about 0.5~1. filter cut-off frequency with combination resistor R1. (generally : fc is about fr (reference frequency TD7624AFN 2001-03-01 19/21 ...
Page 20
... In order to better understand the quality and reliability of Toshiba semiconductor products and to incorporate them into design in an appropriate manner, please refer to the latest Semiconductor Reliability Handbook (Integrated Circuits) published by Toshiba Semiconductor Company. The handbook can also be viewed online at http://doc.semicon.toshiba.co.jp/noseek/us/sinrai/sinraifm.htm. TD7624AFN 2001-03-01 20/21 ...
Page 21
... PACKAGE DIMENSIONS Weight: 0.07 g (Typ.) TD7624AFN 2001-03-01 21/21 ...