HY27UF082G2A Hynix Semiconductor, HY27UF082G2A Datasheet - Page 8

no-image

HY27UF082G2A

Manufacturer Part Number
HY27UF082G2A
Description
2gb Nand Flash
Manufacturer
Hynix Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HY27UF082G2A-TPCB
Manufacturer:
HYNIX
Quantity:
3 520
Part Number:
HY27UF082G2A-TPCB
Manufacturer:
TSSOP
Quantity:
4 800
Part Number:
HY27UF082G2A-TPCB
Manufacturer:
HYNIX/海力士
Quantity:
20 000
Part Number:
HY27UF082G2ATPCB
Manufacturer:
HYNIX
Quantity:
10 626
1.2 PIN DESCRIPTION
Rev 0.4 / Mar. 2007
IO8-IO15(1)
NOTE:
1. For x16 version only
2. A 0.1uF capacitor should be connected between the Vcc Supply Voltage pin and the Vss Ground pin to decouple
3. An internal voltage detector disables all functions whenever VCC is below 2.0V (3.3V version)
Pin Name
IO0-IO7
the current surges from the power supply. The PCB track widths must be sufficient to carry the currents required
during program and erase operations.
version to protect the device from any involuntary program/erase buring power transitions.
VCC
CLE
ALE
VSS
R/B
WE
WP
NC
CE
RE
DATA INPUTS/OUTPUTS
The IO pins allow to input command, address and data and to output data during read / program
operations. The inputs are latched on the rising edge of Write Enable (WE). The I/O buffer float to
High-Z when the device is deselected or the outputs are disabled.
COMMAND LATCH ENABLE
This input activates the latching of the IO inputs inside the Command Register on the Rising edge of
Write Enable (WE).
ADDRESS LATCH ENABLE
This input activates the latching of the IO inputs inside the Address Register on the Rising edge of
Write Enable (WE).
CHIP ENABLE
This input controls the selection of the device. When the device is busy CE low does not deselect the
memory.
WRITE ENABLE
This input acts as clock to latch Command, Address and Data. The IO inputs are latched on the rise
edge of WE.
READ ENABLE
The RE input is the serial data-out control, and when active drives the data onto the I/O bus. Data is
valid tREA after the falling edge of RE which also increments theocolumn address counter by one.
WRITE PROTECT
The WP pin, when Low, provides an Hardware protection against undesired modify (program / erase)
operations.
READY BUSY
The Ready/Busy output is an Open Drain pin that signals the state of the memory.
SUPPLY VOLTAGE
The VCC supplies the power for all the operations (Read, Write, Erase).
GROUND
NO CONNECTION
Table 2: Pin Description
2Gbit (256Mx8bit/128Mx16bit) NAND Flash
Description
HY27UF(08/16)2G2A Series
8

Related parts for HY27UF082G2A