SD1010-1099A N/A, SD1010-1099A Datasheet - Page 26

• Manufacturer Part Number: SD1010-1099A
• Description: Analog-Interface XGA TFT LCD Display Controller
• Manufacturer: N/A

Res threshold [10:8]
Res threshold [10:8]
Res threshold [10:8]
Res threshold [10:8]
Res threshold [10:8]
Res threshold [10:8]
Res threshold [10:8]
November, 1999
Revision B
Res threshold [7:0]
Res threshold [7:0]
Res threshold [7:0]
Res threshold [7:0]
Res threshold [7:0]
Res threshold [7:0]
Res threshold [7:0]
Res6 threshold
Mode 1024x768
Reserve mode 1
Reserve mode 1
Reserve mode 1
Reserve mode 2
Reserve mode 2
Reserve mode 2
Reserve mode 3
Reserve mode 3
Reserve mode 3
Reserve mode 4
Reserve mode 5
Reserve mode 5
Reserve mode 5
Reserve mode 6
Reserve mode 6
Reserve mode 6
Reserve mode 7
Reserve mode 7
Reserve mode 7
SmartASIC, Inc.
Reserve mode4
Reserve mode4
Res5 threshold
Res6 threshold
Enable SYNC
Sync Polarity
Sync Polarity
Sync Polarity
Sync Polarity
Sync Polarity
Sync Polarity
Sync Polarity
Sync Polarity
[7:0]
Check
[10:8]
[10:8]
[7:0]
14
8
2
3
8
2
3
8
2
3
8
2
3
8
2
3
8
2
3
8
2
3
8
2
3
8
21FH-220H Enable SYNC polarity check during input mode
21BH[5:4] The polarity of input synchronization signals.
21BH[2:0] Resolution threshold for reserve mode 6
21DH[5:4] The polarity of input synchronization signals.
21DH[2:0] Resolution threshold for reserve mode 7
20FH[5:4] The polarity of input synchronization signals.
20FH[2:0] Upper bound of the line number for 1024x768 mode
211H[5:4] The polarity of input synchronization signals.
211H[2:0] Resolution threshold for reserve mode 1
213H[5:4] The polarity of input synchronization signals.
213H[2:0] Resolution threshold for reserve mode 2
215H[5:4] The polarity of input synchronization signals.
215H[2:0] Resolution threshold for reserve mode 3
217H[5:4] The polarity of input synchronization signals.
217H[2:0] Resolution threshold for reserve mode 4
219H[5:4] The polarity of input synchronization signals.
219H[2:0] Resolution threshold for reserve mode 5
20EH
21AH
21CH
21EH
210H
212H
214H
216H
218H
SmartASIC Confidential
Upper bound of the line number for 832x624 mode, and
lower bound for 1024x768
Bit 0 is for VSYNC and bit 1 is for HSYNC
Upper bound of the line number for 1024x768 mode.
Bit 0 is for VSYNC and bit 1 is for HSYNC
Resolution threshold for reserve mode 1.
Bit 0 is for VSYNC and bit 1 is for HSYNC
Resolution threshold for reserve mode 2.
Bit 0 is for VSYNC and bit 1 is for HSYNC
Resolution threshold for reserve mode3.
Bit 0 is for VSYNC and bit 1 is for HSYNC
Resolution threshold for reserve mode 4
Bit 0 is for VSYNC and bit 1 is for HSYNC
Resolution threshold for reserve mode 5
Bit 0 is for VSYNC and bit 1 is for HSYNC
Resolution threshold for reserve mode 6
Bit 0 is for VSYNC and bit 1 is for HSYNC
Resolution threshold for reserve mode 7
detection.
1: enable SYNC polarity based mode detection
SD1010A
26