M25P05-A Numonyx, B.V., M25P05-A Datasheet - Page 13
![no-image](/images/no-image-200.jpg)
M25P05-A
Manufacturer Part Number
M25P05-A
Description
512 Kbit, serial Flash memory, 50 MHz SPI bus interface
Manufacturer
Numonyx, B.V.
Datasheet
1.M25P05-A.pdf
(52 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M25P05-AVMN6
Manufacturer:
ST
Quantity:
1 649
Part Number:
M25P05-AVMN6
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M25P05-AVMN6P
Manufacturer:
MOTOROLA
Quantity:
16
Part Number:
M25P05-AVMN6P
Manufacturer:
ST
Quantity:
20 000
Company:
Part Number:
M25P05-AVMN6TP
Manufacturer:
FREESCALE
Quantity:
110
Company:
Part Number:
M25P05-AVMN6TP
Manufacturer:
NUMONYX
Quantity:
2 350
M25P05-A
4.5
4.5.1
4.5.2
4.5.3
4.5.4
Status register
The status register contains a number of status and control bits, as shown in
can be read or set (as appropriate) by specific instructions.
WIP bit
The write in progress (WIP) bit indicates whether the memory is busy with a write status
register, program or erase cycle.
WEL bit
The write enable latch (WEL) bit indicates the status of the internal write enable latch.
BP1, BP0 bits
The block protect (BP1, BP0) bits are non-volatile. They define the size of the area to be
software protected against program and erase instructions.
SRWD bit
The status register write disable (SRWD) bit is operated in conjunction with the Write
Protect (W) signal. The status register write disable (SRWD) bit and Write Protect (W) signal
allow the device to be put in the hardware protected mode. In this mode, the non-volatile bits
of the status register (SRWD, BP1, BP0) become read-only bits.
Operating features
Table
6, that
13/52