ADSP-21061LKB-160 Analog Devices, ADSP-21061LKB-160 Datasheet

ADSP-21061LKB-160

Manufacturer Part Number

ADSP-21061LKB-160

Description

Manufacturer

Analog Devices

Datasheets

1.ADSP-21061L.pdf (56 pages)

2.ADSP-21061LKB-160.pdf (47 pages)

Specifications of ADSP-21061LKB-160

Case

BGA

01+

Available stocks

Company

Part Number

Manufacturer

Quantity

Price

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

ADSP-21061LKB-160

Manufacturer:

Quantity:

5 510

Company:

Bonase Electronics (HK) Co., Limited

Part Number:

ADSP-21061LKB-160

Manufacturer:

SIEMENS

Quantity:

5 510

Company:

BOSTOCK HK LIMITED

Part Number:

ADSP-21061LKB-160

Manufacturer:

Analog Devices Inc

Quantity:

10 000

Current page: 1 of 56
Download datasheet (4Mb)

SUMMARY

High performance signal processor for communications,

Super Harvard Architecture

32-bit IEEE floating-point computation units—multiplier,

Dual-ported on-chip SRAM and integrated I/O peripherals—a

Integrated multiprocessing features

KEY FEATURES—PROCESSOR CORE

50 MIPS, 20 ns instruction rate, single-cycle instruction

120 MFLOPS peak, 80 MFLOPS sustained performance

SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.

Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

registered trademarks are the property of their respective owners.

graphics, and imaging applications

Four independent buses for dual data fetch, instruction

ALU, and shifter

complete system-on-a-chip

execution

fetch, and nonintrusive I/O

DAG1

CONNECT

MULT

(PX)

BUS

DAG2

CORE PROCESSOR

DATA

FILE

DM ADDRESS BUS

40-BIT

PM ADDRESS BUS

PM DATA BUS

DM DATA BUS

TIMER

SHIFTER

BARREL

SEQUENCER

PROGRAM

INSTRUCTION

CACHE

40/32

48-BIT

ALU

Figure 1. Functional Block Diagram

ADDR

SHARC

PROCESSOR PORT

ADDR

DUAL-PORTED BLOCKS

TWO INDEPENDENT

DATA

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.

Tel : 781.329.4700

Fax: 781.461.3113

Dual data address generators with modulo and bit-reverse

Efficient program sequencing with zero-overhead looping:

IEEE JTAG Standard 1149.1 test access port and on-chip

32-bit single-precision and 40-bit extended-precision IEEE

240-lead MQFP package, thermally enhanced MQFP, 225-ball

Lead (Pb) free packages.

DUAL-PORTED SRAM

addressing

single-cycle loop setup

emulation

floating-point data formats or 32-bit fixed-point data

format

plastic ball grid array (PBGA)

Guide on Page 53.

DATA BUFFERS

STATUS AND

REGISTERS

DATA

(MEMORY

MAPPED)

CONTROL,

IOP

Family DSP Microcomputer

ADSP-21061/ADSP-21061L

DATA

I/O PROCESSOR

DATA

I/O PORT

IOD

ADDR

SERIAL PORTS

CONTROLLER

ADDR

IOA

DMA

Commercial Grade

(2)

For more information, see Ordering

MULTIPROCESSOR

ADDR BUS

INTERFACE

DATA BUS

EXTERNAL

HOST PORT

EMULATION

MUX

PORT

MUX

TEST AND

JTAG

www.analog.com

Related parts for ADSP-21061LKB-160

Related keywords

ADSP-21061LKB-160 datasheet
ADSP-21061LKB-160 data sheet
ADSP-21061LKB-160 pdf datasheet
ADSP-21061LKB-160 component
ADSP-21061LKB-160 part
ADSP-21061LKB-160 distributor
ADSP-21061LKB-160 RoHS
ADSP-21061LKB-160 datasheet download