74LVX244SJX Fairchild Semiconductor, 74LVX244SJX Datasheet
![IC BUFF/DVR TRI-ST DUAL 20SOP](/photos/27/76/277689/soic_20_chip_copy_sml.jpg)
74LVX244SJX
Specifications of 74LVX244SJX
Related parts for 74LVX244SJX
74LVX244SJX Summary of contents
Page 1
... Devices also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. Pb-Free package per JEDEC J-STD-020B. Logic Symbol IEEE/IEC Connection Diagram © 2005 Fairchild Semiconductor Corporation Features Input voltage translation from Ideal for low power/low noise 3.3V applications Guaranteed simultaneous switching noise level and ...
Page 2
Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. Input Voltage ( Output Diode Current ( 0. 0.5V ...
Page 3
AC Electrical Characteristics V CC Symbol Parameter (V) t Propagation Delay 2.7 PLH t Time PHL r 3.3 0.3 t 3-STATE Output 2.7 PZL t Enable Time PZH r 3.3 0.3 t 3-STATE Output 2.7 PLZ r t Disable Time ...
Page 4
Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide www.fairchildsemi.com Package Number M20B 4 ...
Page 5
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Pb-Free 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D 5 www.fairchildsemi.com ...
Page 6
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves ...