R8A66173SP Renesas Electronics Corporation., R8A66173SP Datasheet
R8A66173SP
Related parts for R8A66173SP
R8A66173SP Summary of contents
Page 1
... R8A66173SP 4-CH 12-BIT PWM GENERATOR DESCRIPTION R8A66173 has four 12-bit PWM (Pulse Width Modulation) circuits which are built by using the CMOS process. This IC controls PWM waveform by adjusting the “H” width according to serial data sent from MCU (Micro Controller Unit) or other device. Each channel can be independently controlled. ...
Page 2
... R8A66173SP BLOCK DIAGRAM (EACH CHANNEL) Upper byte Input register S 5 CLK Low er byte Control 3 circuit FUNCTION The PWM output waveform of each channel is controlled by taking in PWM data from MCU or other device via serial data input 12-bit PWM data is input being divided between upper 8-bits (upper byte) and lower 4-bits. ...
Page 3
... R8A66173SP PIN DESCRIPTIONS Pin Name Input/Output Reset input R CS Chip select input WR Write control input Serial data input CLK Write clock input OC Output control input PWM1∼ PWM outputs 1∼4 PWM4 X Clock input IN X Clock output OUT (1) Upper byte register ...
Page 4
... R8A66173SP Table 2 Patterns of Lower 4-bits and Subsections whose "H" Width is increased PWM register Subsection tm whose H width is increased by τ 0∼15) b3∼b0 0000 Nothing 0001 0010 0100 10, 14 1000 11, 13, 15 1111 m = 1∼15 (m≠0) Upper byte register ...
Page 5
... R8A66173SP PWM Waveform Output (1)12-bit PWM output One PWM waveform cycle is divided into 16(= minimum resolution bits τ(=2/f into 256(=2 determined by the upper 8-bits of PWM data. (In Fig.2 above, ”H” width is 4A Among these 16 subsections t, subsections tm designated by the lower 4-bits of PWM data have “H” ...
Page 6
... R8A66173SP CLK PWM output PWM Setting Data 000 16 001 16 τ 002 16 τ 003 16 τ 00E 16 00F 16 τ 010 16 τ 011 16 τ 012 16 τ 013 16 τ τ×150 τ×150 963 16 τ×255 FFD 16 τ FFE 16 τ FFF 16 τ ∼ ...
Page 7
... R8A66173SP PWM Setting Data 000 16 τ τ 010 16 τ×2 τ×2 020 16 τ×254 τ×254 FE0 16 τ×255 τ×255 FF0 16 t0 Fig.5 8-bit PWM Waveform Output Example DATA S IN internal signal "Φ" (cycle start signal) ...
Page 8
... R8A66173SP Set upper byte REJ03F0264-0100 Rev.1.00 Jan.24.2008 Page Start Reset Set low er byte 1 b0 Setting complete? YES Output enable PWM output Change YES Repeat A setting? NO Stop Fig.7 PWM Setting Flow Chart R="L" WR="L" WR="L" A OC="L", ...
Page 9
... R8A66173SP ABSOLUTE MAXIMUM RATINGS Symbol Parameter Vcc Supply voltage V Input voltage I V Output voltage O I Output current O Icc Supply/GND current Pd Power dissipation Tstg Storage temperature RECOMMENDED OPERATING CONDITIONS Symbol Parameter Vcc Supply voltage GND Supply voltage V Input voltage I V Output voltage ...
Page 10
... R8A66173SP SWITCHING CHARACTERISTICS Symbol Parameter Maximum clock fmax X IN frequency t PLH Output "L-H", "H-L" X -PWM1~4 IN propagation time t PHL TIMING REQUIREMENTS Symbol Parameter t X cycle time c( “H” pulse width w(XH “L” pulse width w(XL pulse width w(S) CLK WR “ ...
Page 11
... Note 2. (1)Shaded portions indicate that switching is possible during those periods. (2)PWM outputs change synchronously with internal clock signals Φ. The frequency of these signals is the 1/2 divider of the frequency input from X APPLICATION EXAMPLE CD FM DAT AV Control microcomputer MCU R8A66173SP REJ03F0264-0100 Rev.1.00 Jan.24.2008 Page (S) tw (S) 50% 50% 50% tsu(S) th(S) ...
Page 12
... R8A66173SP PACKAGE OUTLINE Package 14pin SOP All trademarks and registered trademarks are the property of their respective owners. REJ03F0264-0100 Rev.1.00 Jan.24.2008 Page RENESAS Code Previous Code PRSP0014DG-A 14P2X-B ...
Page 13
...