MB90F583B Fujitsu, MB90F583B Datasheet
MB90F583B
Available stocks
Related parts for MB90F583B
MB90F583B Summary of contents
Page 1
... MC-16LX MB90580B Series MB90583B/587/F583B/V580B DESCRIPTION The MB90580B series is a line of general-purpose, Fujitsu 16-bit microcontrollers designed for process control applications which require high-speed real-time processing, such as consumer products. While inheriting the AT architecture of the F MB90580B series incorporates additional instructions for high-level languages, supports extended addressing modes, and contains enhanced multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions ...
Page 2
MB90580B Series (Continued) • Instruction set optimized for controller applications Supported data types: bit, byte, word, and long-word types Standard addressing modes: 23 types 32-bit accumulator enhancing high-precision operations Signed multiplication/division and extended RETI instructions • Enhanced high level language ...
Page 3
Clock monitor function integrated • Low-power consumption mode Sleep mode Stop mode Hardware standby mode CPU intermittent operation mode • Package: LQFP-100 / QFP-100 • CMOS technology MB90580B Series 3 ...
Page 4
... Kbytes 6 Kbytes Communication mode: Half-duplex, asynchronous communication Multi-master system Access control: CDMA/CD Three modes selectable for different transmission speeds Transmit buffer: 8-byte FIFO buffer Receive buffer: 8-byte FIFO buffer 2 channels) MB90F583B MB90V580B Development / evaluation (Flash ROM) product 128 Kbytes None ...
Page 5
... V, an operating temperature +25 C, and an operating frequency of 1 MHz to 16 MHz. PACKAGE AND CORRESPONDING PRODUCTS Package FPT-100P-M05 FTP-100P-M06 : Available : Not available Note: For more information about each package, see section “ PACKAGE DIMENSIONS”. MB90580B Series MB90583B 2 MB90583B MB90587 MB90F583B MB90V580B 2 OS) can be used. MB90F583B 5 ...
Page 6
MB90580B Series DIFFERENCES AMONG PRODUCTS Memory Size In evaluation with an evaluation product, note the difference between the evaluation product and the product actually used. The following items must be taken into consideration. • The MB90V580B does not have an ...
Page 7
PIN ASSIGNMENT P22/A18 1 P23/A19 2 P24/A20 3 P25/A21 4 5 P26/A22 P27/A23 6 P30/ALE 7 8 P31/ P32/WRL 10 P33/WRH 11 P34/HRQ 12 P35/HAK 13 P36/RDY 14 15 P37/CLK P40/SIN0 16 P41/SOT0 17 P42/SCK0 18 P43/SIN1 ...
Page 8
MB90580B Series 1 P20/A16 P21/A17 2 P22/A18 3 P23/A19 4 P24/A20 5 P25/A21 6 P26/A22 7 P27/A23 8 P30/ALE 9 P31/ P32/WRL 12 P33/WRH 13 P34/HRQ 14 P35/HAK 15 16 P36/RDY 17 P37/CLK P40/SIN0 18 P41/SOT0 ...
Page 9
PIN DESCRIPTION Pin no. Circuit Pin name type 1 2 QFP* LQFP HST 77 75 RST P00 to P07 (CMOS/H) AD00 to AD07 P10 to P17 ...
Page 10
MB90580B Series Pin no. Pin name QFP* 1 LQFP* 2 P34 14 12 (CMOS/H) HRQ P35 15 13 (CMOS/H) HAK P36 16 14 (CMOS/H) RDY P37 17 15 (CMOS/H) CLK P40 18 16 (CMOS/H) SIN0 P41 19 17 (CMOS/H) SOT0 ...
Page 11
Pin no. Circuit Pin name type QFP* 1 LQFP* 2 P43 21 19 (CMOS/H) SIN1 P44 22 20 (CMOS/H) SOT1 P45 24 22 (CMOS/H) SCK1 P46 25 23 (CMOS/H) ADTG 26 24 P47 (CMOS/H) P50 AN0 38 36 (CMOS/H) SIN3 ...
Page 12
MB90580B Series Pin no. Pin name Circuit type QFP* 1 LQFP* 2 P52 AN2 40 38 SCK3 P53 41 39 AN3 P54 AN4 43 41 SIN4 P55 AN5 44 42 SOT4 P56 AN6 45 43 SCK4 P57 46 44 AN7 ...
Page 13
Pin no. Pin name Circuit type QFP* 1 LQFP* 2 P81 48 46 (CMOS/H) IRQ1 P82 53 51 (CMOS/H) IRQ2 P83 54 52 (CMOS/H) IRQ3 P84 55 53 (CMOS/H) IRQ4 P85 56 54 (CMOS/H) IRQ5 P86 57 55 (CMOS/H) IRQ6 ...
Page 14
MB90580B Series (Continued) Pin no. Pin name Circuit type QFP* 1 LQFP* 2 P63 62 60 PPG1 P64 63 61 PPG0 P65 64 62 CKOT RX* 3 P90 to P92 ...
Page 15
Pin no. Pin name Circuit type QFP* 1 LQFP* 2 P97 (CMOS/H) POT 75, 76 73, 74 PA0, PA1 F (CMOS/H) General-purpose I/O port PA2 F (CMOS/H) General-purpose I/O port X1A 80 ...
Page 16
MB90580B Series I/O CIRCUIT TYPE Type X1, X1A X0, X0A A HARD,SOFT STANDBY CONTROL Standby control signal 16 Circuit Clock input Pull-up resistor control Remarks • Oscillation feedback resistance : Approx • Hysteresis input with ...
Page 17
Type Circuit E Standby control signal F Standby control signal G Standby control signal MB90580B Series • CMOS level output • Hysteresis input with standby control • Open-drain • Incorporates open-drain control control signal • CMOS level output • Hysteresis ...
Page 18
MB90580B Series (Continued) Type H Standby control signal I J Standby control signal 18 Circuit DA output Remarks • CMOS level output • Hysteresis input with standby control • DA output • CMOS level output • CMOS input with standby ...
Page 19
HANDLING DEVICES 1. Preventing Latchup CMOS ICs may cause latchup in the following situations: • When a voltage higher than Vcc or lower than Vss is applied to input or output pins. • When a voltage exceeding the rating is ...
Page 20
MB90580B Series It is recommended to provide a bypass capacitor of around 0.1 F between V 6. Crystal Oscillator Circuit Noises around pins may be possible causes of abnormal operations. Make sure to provide bypass capacitors via ...
Page 21
Indeterminate outputs from ports 0 and 1 The outputs from ports 0 and 1 become indeterminate during a power-on reset after the power is turned on. Pay attention to the port output timing shown as follow. V (Power-supply pin) ...
Page 22
MB90580B Series BLOCK DIAGRAM X0, X1 Clock control 6 X0A, X1A circuit RST HST RAM ROM 8 P00 to P07/ CMOS I/O port 0 AD00 to AD07 8 P10 to P17/ CMOS I/O port 1 AD08 to AD15 8 P20 ...
Page 23
... Single chip mode A mirror function is supported Parts No. MB90583B MB90F583B MB90587 MB90V580B Note: The ROM data of bank FF is reflected in the upper address of bank 00, realizing effective use of the C compiler small model. The lower 16-bit is assigned to the same address, enabling reference of the table on the ROM without stating “far”. For example attempt has been made to access 00C000 of the ROM at FFC000 are accessed actually ...
Page 24
MB90580B Series F 2 MC-16LX CPU PROGRAMMING MODEL Dedicated registers • bit 24 : Accumulator (A) AL Dual 16-bit register used for storing results of calculation etc. The two 16-bit registers can be combined to be used as ...
Page 25
General-purpose registers • 000180 (RP H Processor status (PS) • ILM bit 15 bit 14 bit 13 bit 12 bit 11 bit 10 bit 9 bit 8 bit 7 bit 6 bit 5 bit 4 PS ILM2 ILM1 ILM0 B4 ...
Page 26
MB90580B Series I/O MAP Address Register name 00 Port 0 data register H 01 Port 1 data register H 02 Port 2 data register H 03 Port 3 data register H 04 Port 4 data register H 05 Port 5 ...
Page 27
Address Register name 24 Serial mode register Serial control register 1 H Serial input data register serial output data register 1 27 Serial status register Serial mode register ...
Page 28
MB90580B Series Address Register name 40 Reload register L (ch. Reload register H (ch. Reload register L (ch. Reload register H (ch.1) H PPG0 operating mode control 44 H register PPG1 operating mode control ...
Page 29
Address Register name 5A Compare register lower H 5B Compare register upper H 5C Compare register lower H 5D Compare register upper H 5E Compare control status register Compare control status register Input capture ...
Page 30
MB90580B Series Address Register name 76 Command register Command register Status register Status register Lock read register Lock read register Master address ...
Page 31
Address Register name Program address detection control status register Delayed interrupt generation/release 9F H register Low-power consumption mode A0 H control register A1 Clock selection register Auto-ready function selection register H ...
Page 32
MB90580B Series (Continued) Address Register name 100 1FEF H Program address detection register 0 1FF0 H (lower) Program address detection register 1 1FF1 H (middle) Program address detection ...
Page 33
INTERRUPT FACTORS, INTERRUPT VECTORS, INTERRUPT CONTROL REGISTER Interrupt source Reset INT9 instruction Exception A/D converter Timebase timer DTP0 (external interrupt #0) /UART3 reception complete DTP1 (external interrupt #1) /UART4 reception complete DTP2 (external interrupt #2) /UART3 transmission complete DTP3 (external ...
Page 34
MB90580B Series PERIPHERAL RESOURCES 1. I/O Ports (1) Outline of I/O ports When a data register serving for control output is read, the data output from control output is read regardless of the value in the direction ...
Page 35
Port 5 data register PDR5 • bit Address : 000005 H Access Initial value Port 6 data register PDR6 • bit 15 Address : 000006 H Access Initial value Port 7 data register PDR7 • ...
Page 36
MB90580B Series (Continued) Port 1 direction register DDR1 • ( bit Address : 000011 H Access Initial value Port 2 direction register DDR2 • ( bit Address : 000012 H Access Initial value Port 3 direction register DDR3 • ( ...
Page 37
Port 8 direction register DDR8 • bit 15 Address : 000018 H Access Initial value Port 9 direction register DDR9 • bit 15 15 Address : 000019 D97 H Access (R/W) Initial value (0) Port A ...
Page 38
MB90580B Series (3) Block Diagram • Input/output port Internal data bus Data register read Data register write Direction register write Direction register read • Input pull-up resistor setup register Bus 38 Data register Direction register Data register Direction register Input ...
Page 39
Output pin register Direction register Bus MB90580B Series Data register Pin register Port I/O 39 ...
Page 40
MB90580B Series 2. Timebase Timer The time-base timer consists of a 18-bit timer and an interval interrupt control circuit. Note that the time-base timer uses the oscillation clock regardless of the setting of the MCS bit in the CKSCR. (1) ...
Page 41
Watchdog Timer The watchdog timer consists of a 2-bit watchdog counter using carry signals from the 18-bit time-base timer as the clock source, a control register, and a watchdog reset control section. (1) Register configuration • Watchdog timer control ...
Page 42
MB90580B Series 4. Clock timer The clock timer has the functions of a watchdog timer clock source, a subclock oscillation settling time wait timer, and of a periodically interrupt generating interval timer. (1) Register configuration • Clock timer control register ...
Page 43
External Memory Access (External Bus Pin Control Circuit) The external bus pin control circuit controls external bus pins used to expand the address/data buses of the CPU outside. (1) Register configuration • Automatic ready function selection register bit Address ...
Page 44
MB90580B Series 6. PWC Timer The PWC (pulse width count) timer is a 16-bit multifunction up-counter with reload timer functions and input- signal pulse-width count functions as well. The PWC timer consists of a 16-bit counter, a input pulse divider, ...
Page 45
Register configuration • PWC control status register (Upper byte) bit Address : 000055 STRT STOP EDIR H Access (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial value • PWC control status register (Lower byte) bit Address : 000054 ...
Page 46
MB90580B Series (3) Block Diagram PWCR read Error detection 16 16 Reload Data transfer Overflow Control circuit Start edge selection Count end edge Count start edge Count end interrupt request Overflow interrupt request 15 PWCSR 46 ERR PWCR 16 16 ...
Page 47
I/O timer The 16-bit I/O timer module consists of one 16-bit free run timer, four input capture circuits, and two output comparators. This module allows two independent waveforms to be output on the basis of the 16-bit free ...
Page 48
MB90580B Series (4) Register configuration • Timer data register (upper) Address : 00006D H Access Initial value • Timer data register (lower) Address : 00006C H Access Initial value • Timer control status register Address : 00006E H Access Initial ...
Page 49
Input capture register (upper) bit Address : ch0 000061 H : ch1 000063 H : ch2 000065 H : ch3 000067 H Access Initial value • Input capture register (lower) bit Address : ch0 000060 H : ch1 ...
Page 50
MB90580B Series (5) Block Diagram IVF IVFE STOP MODE CLR 16-bit up-counter Output count value (T15 to T00) Compare control Compare register ch.0 Compare control Compare register ch.1 Control block Each control block Input capture data register ch.0, ch.2 Input ...
Page 51
Reload Timer The 16-bit reload timer has three channels, each of which consists of a 16-bit down counter, a 16-bit reload register, an input pin (TIN), an output pin (TOT), and a control register. The input clock can ...
Page 52
MB90580B Series (2) Block Diagram 16 16-bit reload register 8 16-bit down-counter UF 16 Clock selector 2 — — Machine clock 3 Note: Reload timer channels and UART channels are connected as follows Reload timer channel ...
Page 53
PPG 8/16-bit PPG is an 8/16-bit reload timer module. The block performs PPG output in which the pulse output is controlled by the operation of the timer. The hardware consists of two 8-bit down-counters, four 8-bit reload registers, ...
Page 54
MB90580B Series (2) Block Diagram Block diagram (8 bit PPG (ch.0) • Machine clock divided by 16 Machine clock divided by 8 Machine clock divided by 4 Machine clock divided by 2 Machine clock PCNT (Down-counter) Count clock selection Timebase ...
Page 55
Block Diagram (8/16 bit PPG (ch.1) ) • Machine clock divided by 16 Machine clock divided by 8 Machine clock divided by 4 Machine clock divided by 2 Machine clock Count clock selection ch0 borrow PCNT (Down-counter) Timebase counter output ...
Page 56
MB90580B Series 10. DTP/External Interrupts The DTP (Data Transfer Peripheral peripheral block that interfaces external peripherals to the F CPU. The DTP receives DMA and interrupt processing requests from external peripherals and passes the requests to the F ...
Page 57
Delayed Interrupt Generation Module The delayed interrupt generation module is used to generate the task switching interrupt. Interrupt requests to the F 2 MC-16LX CPU can be generated and cleared by software using this module. (1) Register configuration The ...
Page 58
MB90580B Series 12. A/D Converter The A/D converter converts analog input voltages to digital values. The A/D converter has the following features. • Conversion time: Minimum of 34.7 s per channel (for a 12 MHz machine clock) • Uses RC-type ...
Page 59
Block Diagram MPX AN0 AN1 AN2 AN3 AN4 AN5 AN6 AN7 Trigger activation ADTG PPG1 output MB90580B Series AV CC AVRH,AVRL D/A converter Successive approxi- mation register Comparator Sample and hold circuit Data register Control status register upper Control ...
Page 60
MB90580B Series 13. D/A Converter D/A converter is an R-2R type D/A converter with 8-bit resolution. The device contains two D/A converters. The D/A control register controls the output of the two D/A converters independently. (1) Register configuration • D/A ...
Page 61
Block Diagram DVR DA17 2R DA16 2R DA15 DA11 2R DA10 2R 2R DAE1 Standby control DA output channel MC16LX - BUS ...
Page 62
MB90580B Series 14. Communication Prescaler The register (clock division control register) of the communication prescaler controls division of the machine clock frequency designed to provide a fixed baud rate for a variety of machine clock frequencies depending on ...
Page 63
UART The UART is a serial I/O port for asynchronous (start-stop) communication or clock-synchronous communication. The UART has the following features: • Full-duplex double buffering • Capable of asynchronous (start-stop) and CLK-synchronous communications • Support for the multiprocessor mode ...
Page 64
MB90580B Series (2) Block Diagram Control signals Dedicated baud rate generator Clock select 16 bit reload timer circuit channel External clock SIN0 SIN4 Receive condition decision circuit Reception error generation signal for EI (to CPU) SMR0 to ...
Page 65
IEBus TM Controller The IEBus TM (Inter-Equipment Bus small-scale, two-wire serial bus interface designed for data transfer between pieces of equipment. This interface is applicable, for example bus interface for controlling vehicle-mounted devices. IEBus TM ...
Page 66
MB90580B Series • Slave address setting register L Address : 000072 H Access (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) Initial value • Broadcast control bit setting register Address : 000075 H Access (R/W) (R/W) (R/W) (R/W) (R/W) (R/W) ...
Page 67
Status register L bit Address : 000078 H Access Initial value • Lock read register H bit Address : 00007B H Access Initial value • Lock read register L bit Address : 00007A H Access Initial value • ...
Page 68
MB90580B Series (2) Block Diagram Local-office address setting register Slave address setting register Broadcast control bit setting register Message length bit setting register 8-byte FIFO, write data buffer Master address read register Broadcast control bit read register Message length bit ...
Page 69
Clock Monitor Function The clock monitor function outputs the frequency-divided machine clock signal (for monitoring purposes) from the CKOT pin. (1) Register configuration • Clock output enable register bit Address : 00003E H Access Initial value (2) Block Diagram ...
Page 70
MB90580B Series 18. Address Match Detection Function When an address matches the value set in the address detection register, the instruction code to be loaded into the CPU is forced to be replaced with the INT9 instruction code (01H). When ...
Page 71
Block Diagram Address latch Address detection register Enable bit 2 F MC-16LX bus MB90580B Series INT9 Instruction F 2 MC-16LX CPU core 71 ...
Page 72
MB90580B Series 19. ROM Mirroring Function Selection Module The ROM mirroring function selection module can select what the FF bank allocated the ROM sees through the 00 bank according to register settings. (1) Register configuration function selection • ROM mirroring ...
Page 73
One-Megabit Flash Memory The 1Mbit flash memory is allocated in the FE flash memory is read-accessible and program-accessible to the CPU using the flash memory interface circuit. The flash memory can be programmed/erased by the instruction from the CPU ...
Page 74
MB90580B Series (2) Sector configuration of 1Mbit flash memory The 1Mbit flash memory has the sector configuration illustrated below. The addresses in the illustration are the upper and lower addresses of each sector. When accessed from the CPU, SA0 and ...
Page 75
Low-Power Consumption Control Circuit The operation modes of the MB90580B series are the PLL clock, PLL sleep, watch, main clock, main sleep, stop, and hardware standby modes. The operation modes excluding the PLL clock mode are classified as low- ...
Page 76
MB90580B Series (2) Block Diagram CKSCR SCM Subclock switching SCS CKSCR PLL multiplication MCM MCS 1 CKSCR CS1 CPU clock selector CS0 LPMCR CPU intermittent CG1 operation cycle CG0 LPMCR SCM SLP Standby STP TMD RST CKSCR WS1 waiting time ...
Page 77
ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings Parameter Symbol Power supply voltage AVRH, AVRL V DV Input voltage V Output voltage V O “L” level maximum output I OL current “L” level average output I OLAV current “L” ...
Page 78
... Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand. 78 Value Unit Max. Normal operation (MB90583B, MB90587, 3.0 5.5 V MB90V580) 4.5 5.5 V Normal operation (MB90F583B) 3.0 5.5 V Retains status at the time of operation stop V 0.3 V CMOS input pin 0.3 V CMOS hysteresis input pin ...
Page 79
... Subsystem opera- 4 tin 0 Unit Remarks Max MB90583B MB90587 50 mA MB90F583B 26 mA MB90583B 45 mA MB90F583B 60 mA MB90F583B MB90587 MB90583B MB90F583B 10 mA MB90587 MB90583B MB90F583B MB90583B, 1.0 mA MB90587 7 mA MB90F583B (Continued) 79 ...
Page 80
... In clock mode stop mode 0 Value Unit Remarks Typ. Max. MB90583B MB90587, MB90F583 MB90583B MB90587, MB90F583B MB90583B MB90587, MB90F583B Open-drain 0 output setting 50 100 k 50 100 k ...
Page 81
AC Characteristics (1) Clock Timings Parameter Symbol Pin name f C Clock frequency HCYL Clock cycle time t LCYL Frequency fluctuation f rate locked Input clock pulse width P WLH P WLL ...
Page 82
... The AC ratings are measured for the following measurement reference voltages • Input signal waveform Hystheresis input pin 0 0 Pins other than hystheresis input/MD input 0 0 Operation guarantee range of MB90F583B Operation guarantee range of MB90583B/7, MB90V580B Internal clock f (MHz) CP Multiplied- Multiplied- Multiplied- ...
Page 83
Clock Output Timings Symbol Pin name Parameter Clock cycle time t CYC CLK CLK t CHCL 2.4 V CLK (3) Reset, Hardware Standby Input Timing Symbol Parameter Reset input time t RSTL Hardware standby input time t HSTL RST ...
Page 84
MB90580B Series (4) Power-on Reset Symbol Pin name Condition Parameter Power supply rising time t R Power supply cut-off time t OFF Note : - VCC must be kept lower than 0.2 V before power-on. - The above values are ...
Page 85
Bus Timing (Read) Symbol Parameter ALE pulse width t LHLL Effective address t AVLL ALE time ALE address t ALE, AD15 to AD00 LLAX effective time Effective address t AVRL RD time AD15 to AD00, RD Effective address t ...
Page 86
MB90580B Series • Bus Timing (Read) CLK 2.4 V ALE RD A23 A16 2.4 V AD15 AD00 0 AVCH RLCH 2.4 V 2.4 V 2 LHLL t t AVLL LLAX 0.8 V ...
Page 87
Bus Timing (Write) Symbol Parameter Effective address t AD15 to AD00, AVWL WRH, WRL time WRH, WRL pulse t WLWH width Effective data output AD15 to AD00, WRH, WRL t DVWH time WRH, WRL t WHDX data hold time ...
Page 88
MB90580B Series (7) Ready Input Timing Symbol Parameter RDY setup time RDY hold time Note: Use the automatic ready function when the setup time for the rising edge of the RDY signal is not sufficient. CLK ALE RD/WR RDY (wait ...
Page 89
Hold Timing Parameter Pins in floating status HAK time HAK pin valid time Note: More than 1 machine cycle is needed before HAK changes after HRQ pin is fetched. HAK Pins MB90580B Series (V 5 ...
Page 90
MB90580B Series (9) UART0 to UART4 Symbol Parameter Serial clock cycle time SCK SOT delay time Valid SIN SCK SCK valid SIN hold time Serial clock “H” pulse width Serial clock “L” pulse width SCK SOT delay time Valid SIN ...
Page 91
Internal shift clock mode SCK SOT SIN • External shift clock mode SCK SOT SIN MB90580B Series t SCYC 2 SLOV 2 IVSH SHIX 0 0 ...
Page 92
MB90580B Series (10)Timer Input Timing Symbol Parameter t TIWH Input pulse width t TIWL (11) Timer Output Timing Symbol Parameter CLK T transition time t OUT CLK T OUT 92 (V 5 Pin name Condition IN0 ...
Page 93
Trigger Input Timimg Symbol Parameter Input pulse width t TRGL 0 5 Pin name Condition Min. IRQ0 to IRQ7 ADTG 0 0 TRGH ...
Page 94
MB90580B Series (13) IEBus TM Timing Parameter Symbol TX RX delay time (rise) t DLY1 TX RX delay time (fall) t DLY2 TX RX MB90580B 94 (V 5 Pin name Condition TX, RX TX, RX 0.7 ...
Page 95
A/D Converter Electrical Characteristics (3.0 V AVRH Parameter Symbol Pin name Resolution Total error Non-linear error Differential linearity error Zero transition voltage V OT Full-scale transition voltage V FST Conversion time Sampling period Analog port input current I AIN ...
Page 96
MB90580B Series 6. A/D Converter Glossary Resolution : Analog changes that are identifiable with the A/D converter Linearity error : The deviation of the straight line connecting the zero transition point (“00 0000 0000” 0000 0001”) with the full-scale transition ...
Page 97
Linearity error 3FF Actual conversion value 3FE {1 LSB ( 3FD 004 Actual conversion 003 value 002 Theoretical characteristics 001 (Measured value AVRL Analog input Linearity error of digital output N Differential linearity ...
Page 98
... Absolute accuracy Linearity error Conversion time Analog reference voltage I Reference voltage supply current I Analog output impedance *1 : Load capacitance sleep mode Comparator C 1 MB90587, MB90V580B MB90F583B MB90583B (V AV 5 Value Min. Typ. DVRH V 3.0 SS DVR DVRH DVRS R 1 ...
Page 99
... EXAMPLE CHARACTERISTICS • Power Suppy Current of MB90F583B I vs external clock input ( vs. V CCL external clock input (V) CC MB90580B Series external clock input ...
Page 100
MB90580B Series (Continued 1000 900 800 700 600 500 400 300 200 100 100 OH 4.5 V 1000 900 800 700 ...
Page 101
Power Suppy Current of MB90583B I vs external clock input ( vs. V CCL external clock ...
Page 102
MB90580B Series (Continued 1000 900 800 700 600 500 400 300 200 100 102 vs 4 1000 900 800 700 600 500 400 ...
Page 103
INSTRUCTIONS (351 INSTRUCTIONS) Table 1 Explanation of Items in Tables of Instructions Item Mnemonic Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Numbers after lower-case letters: Indicate the bit width within the instruction code. # Indicates ...
Page 104
MB90580B Series Table 2 Symbol A 32-bit accumulator The bit length varies according to the instruction. Byte : Lower 8 bits of AL Word : 16 bits of AL Long : 32 bits of AL and AH AH Upper 16 ...
Page 105
Code Notation 00 R0 RW0 RL0 01 R1 RW1 (RL0 RW2 RL1 03 R3 RW3 (RL1 RW4 RL2 05 R5 RW5 (RL2 RW6 RL3 07 R7 RW7 (RL3) 08 @RW0 09 @RW1 0A @RW2 ...
Page 106
MB90580B Series Table 4 Number of Execution Cycles for Each Type of Addressing Code Operand RWi RLi @RWj @RWj + @RWi + disp8 @RWj ...
Page 107
Table 7 Mnemonic # ~ MOV A, dir 2 3 MOV A, addr16 3 4 MOV MOV A, ear 2 2 MOV A, eam 2+ 3+ (a) MOV MOV A, #imm8 2 ...
Page 108
MB90580B Series Table 8 Transfer Instructions (Word/Long Word) [38 Instructions] Mnemonic # MOVW A, dir 2 MOVW A, addr16 3 MOVW MOVW A, RWi 1 MOVW A, ear 2 MOVW A, eam 2+ 3+ (a) MOVW A, ...
Page 109
Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions] Mnemonic # ~ RG ADD A,#imm8 ADD A, dir ADD A, ear ADD A, eam 2+ 4+ (a) 0 ADD ear, ...
Page 110
MB90580B Series Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions] Mnemonic # ~ INC ear 2 2 INC eam 2+ 5+ (a) DEC ear 2 3 DEC eam 2+ 5+ (a) INCW ear 2 3 INCW eam 2+ ...
Page 111
Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions] Mnemonic # ~ B RG DIVU word (AH) /byte (AL Quotient DIVU A, ear word (A)/byte (ear) * Quotient DIVU ...
Page 112
MB90580B Series Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions] Mnemonic # ~ RG DIV DIV A, ear DIV A, eam DIVW A, ear 2 *4 ...
Page 113
Table 14 Logical 1 Instructions (Byte/Word) [39 Instructions] Mnemonic # ~ RG AND A, #imm8 AND A, ear AND A, eam 2+ 4+ (a) 0 AND ear AND eam, A ...
Page 114
MB90580B Series Table 15 Mnemonic # ~ ANDL A, ear 2 6 ANDL A, eam 2+ 7+ (a) ORL A, ear 2 6 ORL A, eam 2+ 7+ (a) XORL XORL A, eam 2+ 7+ (a) ...
Page 115
Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions] Mnemonic # ~ RORC A ROLC RORC ear RORC eam (b) ROLC ...
Page 116
MB90580B Series Table 19 Mnemonic # ~ BZ/BEQ rel BNZ/BNE rel BC/BLO rel 2 * BNC/BHS rel rel rel rel 2 ...
Page 117
Table 20 Mnemonic # ~ CBNE A, #imm8, rel CWBNE A, #imm16, rel CBNE ear, #imm8, rel CBNE eam, #imm8, rel CWBNE ear, #imm16, rel 5 * ...
Page 118
MB90580B Series Table 21 Other Control Instructions (Byte/Word/Long Word) [28 Instructions] Mnemonic # ~ PUSHW PUSHW PUSHW PUSHW rlst POPW POPW POPW ...
Page 119
Table 22 Mnemonic # ~ RG MOVB A, dir: MOVB A, addr16: MOVB A, io: MOVB dir:bp MOVB addr16:bp MOVB io:bp ...
Page 120
MB90580B Series Table 24 Mnemonic # ~ RG MOVS/MOVSI MOVSD SCEQ/SCEQI SCEQD FISL/FILSI MOVSW/MOVSWI 2 ...
Page 121
... ORDERING INFORMATION Part number MB90F583BPFV 100-pin Plastic LQFP MB90583BPFV (FPT-100P-M05) MB90587PFV MB90F583BPF 100-pin Plastic QFP MB90583BPF (FPT-100P-M06) MB90587PF MB90580B Series Package Remarks 121 ...
Page 122
... INDEX 100 LEAD No. 1 0.50(.0197)TYP 0.10(.004) 2000 FUJITSU LIMITED F100007S-2C-4 C Note : The external dimensions show here are for reference only. For official dimensions, contact a FUJITSU representative. 122 +0.20 1.50 –0.10 +.008 .059 51 –.004 50 12.00 (.472) REF 26 " ...
Page 123
... LEAD No. 1 0.65(.0256)TYP 0.10(.004) 18.85(.742)REF 22.30±0.40(.878±.016) 2000 FUJITSU LIMITED F100008-3C-3 C Note : The external dimensions show here are for reference only. For official dimensions, contact a FUJITSU representative. MB90580B Series 51 50 14.00±0.20 17.90±0.40 (.551±.008) (.705±.016) 31 "A" ...
Page 124
... The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams. ...