MB90F497G Fujitsu, MB90F497G Datasheet
MB90F497G
Available stocks
Related parts for MB90F497G
MB90F497G Summary of contents
Page 1
... MHz) machine (PLL) clock PACKAGES 64-pin plastic QFP (FPT-64P-M06) DS07-13713-3E 2 MC* family architecture, the instruction set has been ex registered trademark of Fujitsu Limited. 64-pin plastic LQFP (FPT-64P-M09) (Continued) ...
Page 2
MB90495G Series (Continued) •Select subclock behavior (8.192 kHz) •Minimum instruction execution time : 62.5 ns (operating with 4-MHz oscillation clock and • 16-MByte CPU memory space •24-bit internal addressing •External access possible through selection of 8/16-bit bus width (external bus ...
Page 3
CAN Controller : 1 channel •CAN specifications conform to versions 2.0A and 2.0B •8 on-chip message buffers •Forwarding rate 10 Kbps to 1 Mbps (with 16-MHz machine clock) • UART0 (SCI) /UART1 (SCI channels •All with ...
Page 4
... Free interval, free duty pulse output possible Count clock : 62 (with 16-MHz machine clock The S2 dipswitch setting when using the MB2145-507 emulation baud. For details, see the MB2145-507 hardware manual (2.7 Emulator Power Pin MB90F497G MB90497G FLASH ROM Mask ROM 64 Kbytes ...
Page 5
... ROM. Therefore, the ROM size is configured by the development tool. • On the MB90V495G, the FF4000 FF3FFF is only visible in the FE and FF banks (configurable on development tool • On the MB90F497G/F498G/497G, the FF4000 to FF3FFF is visible only in the FF bank. H MB90495G Series MB90497G ...
Page 6
MB90495G Series PIN ASSIGNMENTS • FPT-64P-M06 P31/SCK0/RD 52 P32/SIN0/WRL P33/WRH P34/HRQ P35/HAK P36/FRCK/RDY P37/ADTG/CLK P40/SIN1 P41/SCK1 P42/SOT1 P43/ (TOP VIEW (FPT-64P-M06) P06/AD06 P05/AD05 P04/AD04 P03/AD03 P02/AD02 P01/AD01 P00/AD00 ...
Page 7
FPT-64P-M09 P30/SOT0/ALE P31/SCK0/RD P32/SIN0/WRL P33/WRH P34/HRQ P35/HAK P36/FRCK/RDY P37/ADTG/CLK P40/SIN1 P41/SCK1 P42/SOT1 P43/TX P44/RX 64 MB90495G Series (TOP VIEW (FPT-64P-M09) P07/AD07 P06/AD06 P05/AD05 P04/AD04 P03/AD03 P02/AD02 P01/AD01 P00/AD00 V ...
Page 8
MB90495G Series PIN DESCRIPTION Pin No. Circuit Pin Name Type M06 M09 P61 INT1 P62 INT2 P50 to P57 AN0 to AN7 ...
Page 9
Pin No. Circuit Pin Name Type M06 M09 P14 to P17 PPG0 PPG3 AD12 to AD15 P20 42 41 TIN0 D A16 P21 43 42 TOT0 D A17 P22 44 43 ...
Page 10
MB90495G Series (Continued) Pin No. Circuit Pin Name Type M06 M09 P24 to P27 INT4 to INT7 49 48 A20 to A23 P30 51 50 SOT0 ALE P31 52 51 SCK0 RD ...
Page 11
Pin No. Circuit Pin Name Type M06 M09 P36 FRCK RDY P37 ADTG CLK P40 SIN1 P41 SCK1 P42 SOT1 P43 ...
Page 12
MB90495G Series I/O CIRCUIT TYPE Type X1 X1A A X0 X0A Circuit Clock input Standby control signal R Hysteresis input R Hysteresis ...
Page 13
Type MB90495G Series Circuit • Hysteresis input with pull-down • Pull-down Resistor : 50 k Hysteresis input Remarks approx. (except FLASH device) 13 ...
Page 14
MB90495G Series HANDLING DEVICES • Make sure you do not exceed the maximum rated values (in order to prevent latch-up) . • CMOS IC chips may suffer latch- voltage higher than V output pin with other than mid ...
Page 15
A/D Converter Power-up and Analog Input Initiation Sequence • Make sure to power up the A/D converter and analog input (pins AN0 to AN7) after turning on digital power ( • Turn off digital power after ...
Page 16
MB90495G Series • Figure 1 - Timing Chart of Undefined Output from Ports 0/1 (with RST pin set to “H”) V (power supply pin) CC PONR (power-on reset) signal RST (external asynchronous reset) signal RST (internal reset) signal Oscillation clock ...
Page 17
Caution on Operations during PLL Clock Mode If the PLL clock mode is selected in the microcontroller, it may attempt to continue the operation using the free- running frequency of the automatic oscillating circuit in the PLL circuitry even ...
Page 18
MB90495G Series BLOCK DIAGRAM X0, X1 RST control circuit X0A, X1A Watch timer Time-base timer ROM/FLASH SOT1 SCK1 SIN1 SOT0 SCK0 SIN0 AN0 to AN7 A/D converter AVR ADTG 18 CPU Clock 2 F MC-16LX Core ...
Page 19
... External access memory Access prohibited Product Address #1* MB90V495G MB90F497G MB90497G MB90F498G * : Addresses #1 and #3 are product-specific. Note : When the internal ROM is operational, the ROM data in the upper address of bank 00 of the F visible in an image. This is called the ROM mirror function, and takes advantage of the small C compiler model. ...
Page 20
MB90495G Series I/O MAP Register Address Abbreviation 000000 PDR0 Port 0 data register H 000001 PDR1 Port 1 data register H 000002 PDR2 Port 2 data register H 000003 PDR3 Port 3 data register H 000004 PDR4 Port 4 data ...
Page 21
Register Address Abbreviation 000029 SSR1 Serial status register 1 H 00002A H Communication prescaler control 00002B CDCR1 H register 1 00002C H to 00002F H 000030 ENIR DTP/external interrupt enable register H DTP/external interrupt condition 000031 EIRR H register ...
Page 22
MB90495G Series (Continued) Register Address Abbreviation 000058 H TCCS Timer counter control status register 000059 H 00005A H IPCP2 Input capture data register 2 00005B H 00005C H IPCP3 Input capture data register 3 00005D H 00005E H to 000065 ...
Page 23
Register Address Abbreviation 00008F H to 00009D H 00009E PACSR Address detection control register H Delayed interrupt request generate/ 00009F DIRR H cancel register Low power consumption mode control 0000A0 LPMCR H register 0000A1 CKSCR Clock selection register H ...
Page 24
MB90495G Series (Continued) Register Address Abbreviation 0000BB ICR11 Interrupt control register 11 H 0000BC ICR12 Interrupt control register 12 H 0000BD ICR13 Interrupt control register 13 H 0000BE ICR14 Interrupt control register 14 H 0000BF ICR15 Interrupt control register 15 ...
Page 25
Register Address Abbreviation 003C10 H to IDR0 ID register 0 003C13 H 003C14 H to IDR1 ID register 1 003C17 H 003C18 H to IDR2 ID register 2 003C1B H 003C1C H to IDR3 ID register 3 003C1F H ...
Page 26
MB90495G Series (Continued) Register Address Abbreviation 003C48 H to DTR1 Data register 1 003C4F H 003C50 H to DTR2 Data register 2 003C57 H 003C58 H to DTR3 Data register 3 003C5F H 003C60 H to DTR4 Data register 4 ...
Page 27
Register Address Abbreviation 003D0F H 003D10 H AMSR Acceptance mask selection register 003D11 H 003D12 H 003D13 H 003D14 H to AMR0 Acceptance mask register 0 003D17 H 003D18 H to AMR1 Acceptance mask register 1 003D1B H 003D1C ...
Page 28
MB90495G Series INTERRUPT CONDITIONS AND INTERRUPT VECTOR/REGISTER Interrupt Condition Reset INT 9 instruction Exception processing Can controller reception complete (RX) Can controller reception complete (TX) /Node status transition (NS) Reserved Reserved External interrupt (INT0/INT1) Time-base timer 16-bit reload timer 0 ...
Page 29
Interrupt Condition UART0 reception complete UART0 transmission complete Flash memory Delayed interrupt generation module : Available : Not available : Available halt function supplied : Available for interrupt conditions not shared by ICR *1 : The ...
Page 30
MB90495G Series PERIPHERAL RESOURCES 1. I/O Port (1) Overview General-purpose (parallel) I/O ports can be used as the I/O ports. The MB90495G Series has 7 ports (49) . Each port doubles as a peripheral device I/O pin. • I/O Port ...
Page 31
Pin Block Diagram for Port 0 (single chip mode) PDR (port data register) PDR read Output latch PDR write DDR (port direction register) Direction latch DDR write DDR read Standby control : control stop mode (SPL 1) , time-base ...
Page 32
MB90495G Series • Block Diagram for Pins of Ports and 4 (single-chip mode) Port data register (PDR) PDR read Output latch PDR write Port direction register (DDR) Direction latch DDR write DDR read Standby control : control ...
Page 33
Port 2 register • The port2 register contains the port 2 data register (PDR2) , the port 2 direction register (DDR2) and the high address control register (HACR). • The high address control register (HACR) enables or disables the ...
Page 34
MB90495G Series • Block Diagram of Port 5 Pins ADER Port data register (PDR) PDR read PDR write Port direction register (DDR) DDR write DDR read Standby control : control stop mode (SPL • Port 5 register • The port ...
Page 35
Block Diagram of Port 6 Pins Port data register (PDR) PDR read Output latch PDR write Port direction register (DDR) Direction latch DDR write DDR read Standby control : control stop mode (SPL • Port 6 register • The ...
Page 36
MB90495G Series 2. Time-base Timer The time-base timer is an 18-bit free-run counter (time-base counter) for counting up in synchronization with the main clock (1/2 main oscillation clock) . • Four interval times are available, and interrupt requests can be ...
Page 37
Watchdog Timer The watchdog timer is a 2-bit timer used as a count clock for the timer-based or watch timer. If the counter is not cleared within the interval time, it resets the CPU. • Watchdog Timer Function • ...
Page 38
MB90495G Series • Watchdog Timer Block Diagram Watchdog timer control register (WDTC) PONR Watchdog timer Reset generation Go to sleep mode Counter Go to time-base clearcontrol timer mode circuit Go to watch mode Go to stop mode (Time-base timer counter) ...
Page 39
I/O Timer The 16-bit I/O timer is a complex module comprising one 16-bit free-run timer, and two input capture units (4 input pins) . Clock interval input signals and pulse widths can be measured based on the 16-bit ...
Page 40
MB90495G Series • Block Diagram of 16-bit Free-run Timer Timer counter data register (TCDT) Pin FRCK OF Prescaler 2 Timer counter control status register (TCCS) IVF IVFE STOP : Machine clock OF : overflow Note: The 16-bit I/O timer contains ...
Page 41
Input Capture Block Diagram Edge detection circuit IN3 Pin IN2 Pin Input capture control status register ICP1 ICP0 ICE1 ICE0 EG11EG10EG01EG00 (ICS23) Input capture control status register ICP1 ICP0 ICE1 ICE0 EG11EG10EG01EG00 (ICS01) IN1 Pin IN0 Pin Edge detection ...
Page 42
MB90495G Series 5. 16-bit Reload Timer The functions of the 16-bit reload timer are as follows : • Choose one of three internal clocks or an external event clock as the count clock. • Choose a software or external launch ...
Page 43
Reload Timer Block Diagram TMRLR 16-bit reload register TMR 16-bit timer register CLK Count clock generation circuit Machine 3 Prescaler clock Clear Internal clock I/O control Pin circuit TIN External clock 3 Select function CSL1 CSL0 MOD2 MOD1 ...
Page 44
MB90495G Series 6. Watch Timer The watch timer is a 15-bit free-run counter that counts up in synchronization with the subclock. • Eight different intervals can be selected, and interrupt requests generated for each interval time. • Supplies a timer ...
Page 45
Watch Timer Block Diagram Watch timer counter SCLK Power-on reset Go to hardware standby Go to stop mode Watch timer interrupt OF : Overflow SCLK : Subclock Notes: The actual interrupt ...
Page 46
MB90495G Series 7. 8/16-Bit PPG The 8/16-bit PPG timer is a 2-channel reload timer module (PPG0, PPG1) capable of arbitrary synchronization and pulse output of duty ratio. Combining the 2 channel module can yield the following behavior : • 8-bit ...
Page 47
Block Diagram of 8/16-Bit PPG Timer 0 PPG0 reload register PRLH0 PRLL0 ("H" level side) ("L" level side) PPG0 temporary buffer 0 (PRLBH0) Reload register L/H selector Initial Reload count value PPG0 down counter (PCNT0) CLK Time-base timer output ...
Page 48
MB90495G Series • Block Diagram of 8/16-Bit PPG Timer1 PPG1 reload PRLH1 register ("H" side) Operation mode control signal PPG1 temporary buffer (PRLBH1) Reload selector L/H selector Initial count value PPG1 down counter (PCNT1) PPG1 underflow (to PPG0) PPG0 underflow ...
Page 49
Delayed Interrupt Generation Module The delayed interrupt generation module generates interrupts for switching tasks. This module can be used to generate hardware interrupts from the software. • Overview of the Delayed Interrupt Generation Module Use the delayed interrupt generation ...
Page 50
MB90495G Series 9. DTP/External Interrupts The DTP/external interrupt transmits interrupt requests or data transfer requests generated by peripheral devices to the CPU, generates external interrupt request, and starts the extended intelligent I/O service (EI • DTP/External Interrupt Functions Outputs interrupt ...
Page 51
DTP/External Interrupt Block Diagram Detection level configuration register (ELVR) LB7 LA7 LB6 LA6 LB5 LA5 LB4 LA4 Pin selector INT7 Pin selector INT6 Pin selector INT5 Pin selector INT4 DTP/external interrupt input detection circuit Interrupt request signal MB90495G Series ...
Page 52
MB90495G Series 10. 8/10-bit A/D Converter The 8/10-bit A/D converter converts analog voltage 10-bit digital values, by means of RC successive approximation conversion. • The input signal can be selected from an 8-channel analog input pin set. ...
Page 53
A/D Converter Block Diagram A/D control status register BUSY INT INTE PAUS STS1 STS0 STAT (ADCS) ADTG Launch TO Selector AN7 AN6 AN5 Analog AN4 channel AN3 selector AN2 AN1 AN0 A/D data register S10 ST1 ST0 CT1 ...
Page 54
MB90495G Series 11. UART0/1 The UART is a general-purpose serial data communications interface for synchronous or asynchronous com- munication with external devices. • The UART has a clock-synchronous/clock-asynchronous two-way communications feature . • Also supplies a master/slave communications feature (multi-processor ...
Page 55
UART0 Block Diagram Dedicated baud rate generator 16-bit reload timer0 Clock selector Reception clock Pin SCK0 Pin SIN0 Reception status determination circuit Communi- Serial cations edge prescaler selection control register register NEG MB90495G Series Control bus Send clock Send ...
Page 56
MB90495G Series • UART1 Block Diagram Dedicated baud rate generator 16-bit reload timer1 Clock selector Pin SCK1 Pin SIN1 Reception status determination circuit Communi- MD cations prescaler control DIV2 register DIV1 DIV0 56 Control bus Send clock Reception clock Reception ...
Page 57
CAN Controller CAN (Controller Area Network serial communications protocol conforming to CAN version 2.0 A and B. Sending and receiving is available in standard and extended frame format. • Can Controller Features • The CAN controller format ...
Page 58
MB90495G Series • CAN Controller Block Diagram -16LX Bus CPU Prescaler operation (1:1 to 1:64) clock PSC TS1 BTR TS2 RSJ TOE TS RS CSR HALT Node status NIE transition interrupt NT generation circuit NS1,0 RTEC BVALR ...
Page 59
ROM Correction Function In the case that the address of the instruction after the one that a program is currently processing matches the address configured in the detection address configuration register, the program forces the next instruction to be ...
Page 60
... FEFFFF FFFFFF 60 ROM mirror function selection register (ROMM) Reserved Reserved Reserved Reserved Reserved Reserved Reserved Address area Bank 00 ROM 004000 H Bank 00 ROM mirror area 00FFFF H FC0000 H FE0000 H H FF0000 H MB90F497G FF4000 Bank FF H MB90497G (Area corresponding to ROM mirror MB90V495G MB90F498G ...
Page 61
Flash Memory • Overview There are three methods available for writing/deleting data to/from flash memory : 1. Parallel writer 2. Serial dedicated writer 3. Program runtime write/delete • Overview of 512-K/1-M bit flash memory 512-Kbit flash memory ...
Page 62
MB90495G Series • List of Flash Memory Registers and Reset Values Flash memory control status register (FMCS) : Undefined • Sector Architecture of 512-K/1-M bit Flash memory • Sector architecture 512-Kbit flash memory : When accessing from the CPU, SA0 ...
Page 63
ELECTRICAL CHARACTERISTICS 1. Absolute Maximum Ratings Parameter Power supply voltage Input voltage Output voltage Maximum clamp current Total maximum clamp current “L” level maximum output current “L” level average output current “L” level maximum total output current “L” level average ...
Page 64
MB90495G Series (Continued) Note that signal is input when the microcontroller power supply is off (not fixed the power supply is provided from the pins, so that incomplete operation may result. Note that ...
Page 65
... No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand. MB90495G Series Value ...
Page 66
... 105 105 C T 125 105 C A 0.4 V 105 C T 125 105 105 C T 125 C A MB90497G 40 mA MB90F497G MB90F498G MB90F497G 50 mA MB90F498G MB90F497G 50 mA MB90F498G MB90497G 18 mA MB90F497G MB90F498G (Continued) ...
Page 67
... 125 0 105 Value Unit Remarks Typ Max MB90497G 0.6 1.2 mA MB90F497G MB90F498G MB90497G MB90F497G 300 500 A MB90F498G MB90497G MB90F497G MB90F498G MB90497G MB90F497G MB90F498G MB90497G MB90F497G MB90F498G 100 k 50 100 k 67 ...
Page 68
MB90495G Series 4. AC Characteristics (1) Clock Timing Parameter Symbol f C Clock frequency HCYL Clock Cycle Time t LCYL Input clock pulse width WLH Input clock rising/falling t , ...
Page 69
... Relationship between external clock frequency and internal operation clock frequency characteristics are specified by the following reference voltage values. • Input Signal Waveform Hysteresis Input Pin 0 0 MB90F497G/MB90F498G/MB90497G guaranteed operation range (T MB90F497G/MB90F498G/MB90497G guaranteed operation range PLL guaranteed operation range 8 12 Internal clock f (MHz ...
Page 70
MB90495G Series (2) Clock Output Timing Parameter Symbol Cycle time t CYC CLK CLK t CHCL 2.4 V CLK (3) Reset Input Timing Pin Parameter Symbol Name Reset input time t RST RSTL * : Oscillator oscillation time is the ...
Page 71
Power-on Reset Parameter Symbol Power supply rising time t R Power supply cutoff time t OFF 0.2 V Sudden changes in the power supply voltage may cause a power-on reset. To change the ...
Page 72
MB90495G Series (5) Bus Read Timing Parameter ALE pulse width Valid address ALE time ALE address valid time Valid address RD time Valid address Valid data input RD pulse width RD valid data input RD data hold time RD ALE ...
Page 73
Bus read timing CLK 2.4 V ALE RD 2.4 V A23 to A16 0.8 V 2.4 V AD15 to AD00 0.8 V MB90495G Series t t AVCH RLCH 2 AVLL LLAX 2.4 V 0.8 ...
Page 74
MB90495G Series (6) Bus Write Timing Parameter Valid Address WR time WR pulse width Valid data output WR time WR data hold time WR address valid time WR ALE time WR CLK time CLK ALE WR (WRL, WRH) A23 to ...
Page 75
Ready Input Timing Parameter Symbol RDY setup time t RDY hold time t Note : Use the automatic ready function if the setup time for the falling edge of the RDY signal is not sufficient. • Ready Input timing ...
Page 76
MB90495G Series (9) UART Timing Parameter Serial clock cycle time SCK SOT delay time Valid SIN SCK SCK valid SIN hold time Serial clock “H” pulse width Serial clock “L” pulse width SCK SOT delay time Valid SIN SCK SCK ...
Page 77
Internal shift clock mode SCK 0.8 V SOT SIN • External shift clock mode SCK 0.2 V SOT SIN MB90495G Series t SCYC 2 SLOV 2 IVSH SHIX 0.8 V 0.8 V ...
Page 78
MB90495G Series (10) Timer Input Timing Parameter Symbol t TIWH Input pulse width t TIWL • Timer Input Timing TIN0, TIN1, IN0 to IN3, FRCK (11) Timer Output Timing Parameter Symbol CLK T change time OUT • Timer Output Timing ...
Page 79
A/D Converter ( Parameter Symbol Resolution Total error Nonlinearity error Differential linearity error Zero transition voltage V OT Full-scale transition voltage V FST Conversion time Sampling period Analog port input current I ...
Page 80
MB90495G Series 6. A/D Converter Glossary Resolution : Analog changes that are identifiable with the A/D converter Linearity error : The deviation of the straight line connecting the zero transition point ( “00 0000 0000” ( “11 1111 1110” Differential ...
Page 81
... LSB [LSB] 1 LSB V V FST OT 1 LSB [V] 1022 to 001 3FF H Comparator C MB90F497G, MB90F498G, MB90V495G R 3 MB90497G |, the greater the relative error. SS Ideal characteristics (actual measurement) V (actual measurement) NT Actual conversion characteristics AVR Analog input ...
Page 82
MB90495G Series 8. Flash Memory Program/Erase Characteristics Parameter Condition Sector erase time T A Chip erare time V CC Word (16-bit width) programming time Erase/Program cycle 82 Value Min Typ Max 5 3,600 ...
Page 83
... EXAMPLE CHARACTERISTICS • MB90F497G/F498G 3 3.0 MB90495G Series external clock operation A f internal operation frequency 4.0 5.0 6 CCS external clock operation A f internal operation frequency ...
Page 84
MB90495G Series (Continued) 180 160 140 120 100 3 3 CCL external clock operation A f internal ...
Page 85
1000 900 800 700 600 500 400 300 200 100 ...
Page 86
MB90495G Series • MB90497G 3 3 external clock operation A f internal operation ...
Page 87
MB90495G Series I V CCL external clock operation A f internal operation frequency f 4.0 5.0 ...
Page 88
MB90495G Series (Continued 3 1000 900 800 700 600 500 400 300 200 100 ...
Page 89
... ORDERING INFORMATION Part Number MB90F497GPF MB90497GPF MB90F498GPF MB90F497GPFM MB90497GPFM MB90F498GPFM MB90495G Series Package 64-pin plastic QFP (FPT-64P-M06) 64-pin plastic LQFP (FPT-64P-M09) Remarks 89 ...
Page 90
... INDEX 64 1 1.00(.039) "A" 2003 FUJITSU LIMITED F64013S-c-5 Note These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder. 0.17±0.06 (.007±.002) ...
Page 91
... INDEX 64 1 0.65(.026) 2003 FUJITSU LIMITED F64018S-c-3-5 C Note These dimensions do not include resin protrusion. Note 2) Pins width and pins thickness include plating thickness. Note 3) Pins width do not include tie bar cutting remainder. 0.145±0.055 (.0057±.0022) ...
Page 92
... Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party’s intellectual property right or other right by using such information. ...