TB6613FTG Toshiba, TB6613FTG Datasheet
TB6613FTG
Specifications of TB6613FTG
Related parts for TB6613FTG
TB6613FTG Summary of contents
Page 1
... TOSHIBA BiCD Integrated Circuit Silicon Monolithic DC and Stepping Motor Driver The TB6613FTG motor driver IC using LDMOS output transistors with low ON-resistance. The TB6613FTG incorporates five PWM constant-current H-bridge drivers, of which four drivers can be used for microstepping motor drives two stepping motors. ...
Page 2
... DAC1 6-bit DAC H-bridge H-bridge µStep decoder 2 2-bit DAC2 6-bit DAC H-bridge V ref (0.3 V) H-bridge 6-bit DAC H-bridge H-bridge H-bridge 2 TB6613FTG 31 VM1 36 AO1 Pre- H-Bridge control driver A 34 AO2 PWM timer 35 RFA 39 BO1 Pre- H-Bridge control driver B 37 BO2 ...
Page 3
... Channel-B output 2 ⎯ 38 RFB Connection pin for a current-sensing resistor (Channel B) 39 BO1 O Channel-B output 1 40 EO2 O Channel-E output 1 ⎯ 41 RFE Connection pin for a current-sensing resistor (Channel E) 42 EO1 O Channel-E output 1 43 FO2 O Channel-F output 2 ⎯ 44 PGND1 Motor ground 1 (Channel F) Function 3 TB6613FTG 2008-06-27 ...
Page 4
... T °C stg Rating Symbol Unit Min Typ. Max V 3 3.3 5 ⎯ V 2.5 5 ⎯ ⎯ 600 I mA OUT ⎯ ⎯ 250 ⎯ ⎯ f 100 kHz PWM ⎯ MHz MCK 4 TB6613FTG Remarks CC Remarks = 2.2 V ≤ V ≤ 2008-06-27 ...
Page 5
... CKH ⎯ ⎯ ⎯ DCH ⎯ CHD ⎯ t 200 ns CHL ⎯ t 100 ns LDC2 ⎯ µ LDH ⎯ f 2.5 MHz CLK t CKH CKL CHD t t CHL LDH t DCH 5 TB6613FTG t LDC2 2008-06-27 ...
Page 6
... PWM is turned on and off.) OUT1 M OUT2 GND <PWM: ON> t1 OUT1 M <PWM: OFF → ON> t4 Output voltage waveform (OUT1) OUT1 M OUT2 OUT1 GND <PWM: ON → OFF> OUT2 OUT1 M GND <PWM: ON> TB6613FTG M OUT2 GND <PWM: OFF> OUT2 GND V M GND 2008-06-27 ...
Page 7
... When high-side output transistors are turned off, the TB6613FTG, by default, counts four rising edges of the internal clock signal as a turn-off period. (The counter resets at the fifth rising edge of the clock.) Based on this turn-off period, the TB6613FTG generates a PWM signal that turns on and off the output transistors. ...
Page 8
... V) 2-bit DAC • Pulse clock control: The TB6613FTG steps up the current at each rising edge of the clock input to the PWMA/CK1 (for channels A and B) or PWMC/CK2 (for channels C and D) pin. (Current step-ups actually occur synchronous to the internal clock signal derived from MCK.) • ...
Page 9
... Vref depending on the time constant of a motor coil, thus leading to a big distortion from the desired output current waveform. To improve the matching between the output current and the target current level, the TB6613FTG enters Fast-Decay mode very briefly immediately after each Vref step-down. In this mode, the output current recirculates back to the power supply ...
Page 10
... Internal clock Vref Charge mode Slow-Decay mode Fast-Decay mode Enters Charge mode at the Vref step-up edge Enters Fast-Decay mode at the Vref step-down edge 10 TB6613FTG 2008-06-27 ...
Page 11
... Timing Diagram of Microstep Operation with 1-Bit Resolution CKn MOn init MOn quarter 100 71 φA φB I (%) 0 O −71 −100 Output Current Vector 1-2-Phase Excitation 100 (%) (8 steps per full cycle) 71 100 11 TB6613FTG 2008-06-27 ...
Page 12
... Timing Diagram of Microstep Operation with 6-Bit Resolution 0 64 CKn MOn init MOn quarter 100 φ φ (%) −10 −20 −30 −40 −50 −60 −70 −80 −90 −100 (256 steps per full cycle) 128 192 128 192 12 TB6613FTG 256 2008-06-27 ...
Page 13
... When the RESET signal goes is set Low again, the output current generation restarts from the Initial state at the next rising edge of CKn. Reverse Forward OFF Reverse Forward TB6613FTG 2008-06-27 ...
Page 14
... Input Pins All input pins (CK, DATA, LD, PWMA/CK1, PWMB/EN1, PWMC/CK2, PWMD/EN2, PWME, PWMF, PWMG, PWMH, STBY, MCK) have a pull-down resister of about 200 kΩ. Input 200 kΩ GND 14 TB6613FTG 2008-06-27 ...
Page 15
... Valid only in H-Bridge mode (stmx = 0). Constant-current control is always enabled in STM µStep mode 0.075 0. 0.225 0 levels in 0.075-V steps (*) Divides the external MCK 31. (*, channel µStep mode with 6-bit resolution 1 = 1-2-phase excitation mode (*) 15 TB6613FTG Last ...
Page 16
... Specifies the PWM turn-off period in number of internal clock cycles cycles cycles cycles cycles (*, channel E) See Tables 1 and 2 on next page (All channels) See Tables 1 and 2 on next page (All channels) MSB = 0 bits) (Channel E) 16 TB6613FTG 2008-06-27 ...
Page 17
... Channel A (The settings of stmx, ickx, 2-bit DACx, mdrx, rstx, mox, sdfstx and scwx are shared between channels A and B Channel Channel C (The settings of stmx, ickx, 2-bit DACx, mdrx, rstx, mox, sdfstx and scwx are shared between channels C and D Channel Channel Channel Channel Channel H Corresponding Channels 17 TB6613FTG 2008-06-27 ...
Page 18
... TB6613FTG 2008-06-27 ...
Page 19
... TB6613FTG 2008-06-27 ...
Page 20
... TB6613FTG 2008-06-27 ...
Page 21
... L H Reverse L L Short brake H L Forward L L Short brake OUTxB Drive Mode Z Z Stop H L Forward L H Reverse L L Short brake UVLO TSD Cleared Not affected Turned off Turned off 21 TB6613FTG rstx Not affected Turned on (controlled by the ENn pin) 2008-06-27 ...
Page 22
... F ( 0.5 Ω, Comp ofs Vref = 0.1 V (including DAC) LB Channel E DLB θ See Appendix on next page. Half step (Design target only) UVLD (Design target value) UVLC TSD (Design target only) ∆TSD 22 TB6613FTG Min Typ. Max Unit ⎯ ⎯ 0.1 10 µA ⎯ × + ...
Page 23
... TB6613FTG Typ. Max Unit ⎯ 71 ⎯ 69 ⎯ 67 ⎯ 65 ⎯ 63 ⎯ 61.25 ⎯ 59.5 ⎯ 57.75 ⎯ 56 ⎯ 53.75 ⎯ 51.5 ⎯ ...
Page 24
... Pre EO2 Control E Drive PWM R5= Timer 0.5Ω RFE 41 FO1 1 H-SW H-Bridge DC Pre FO2 Control F Motor1 Drive 43 PGND1 44 VM4 9 GO1 15 H-SW H-Bridge Step Pre GO2 Motor3 Control G Drive 16 PGND2 14 HO1 12 H-SW H-Bridge Pre HO2 Control H Drive 13 TB6613FTG VM C4 2.5V to 0.1uF 5.5V 2008-06-27 ...
Page 25
... Package Dimensions Weight: 0.05 g (typ.) 25 TB6613FTG 2008-06-27 ...
Page 26
... Otherwise, the current or power consumption may exceed the absolute maximum rating, and exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. In addition, do not use any device that is applied the current with inserting in the wrong orientation or incorrectly even just one time. 26 TB6613FTG 2008-06-27 ...
Page 27
... If the current sink capability of the power supply is small, the device’s motor power supply and output pins might be exposed to conditions beyond maximum ratings. To avoid this problem, take the effect of back-EMF into consideration in system design. 27 TB6613FTG 2008-06-27 ...
Page 28
... Please use this product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations. 060819_AF • The products described in this document are subject to foreign exchange and foreign trade control laws. 021023_D 021023_B 060106_Q 28 TB6613FTG 070122EBA_R6 060925_E 2008-06-27 ...