TC90A92AFG Toshiba, TC90A92AFG Datasheet - Page 18

no-image

TC90A92AFG

Manufacturer Part Number
TC90A92AFG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TC90A92AFG

Function
Multi-standard color decoder and 3D or 3L Y/C separation
Features    
3D-YNR/CNR4Mbit eDRAMS/N detection ITU-R656 output
Power Requirements
3.3V, 2.5V, 1.5V
Package
QFP100 (lead-free)

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TC90A92AFG
Manufacturer:
TOSHIBA
Quantity:
800
Part Number:
TC90A92AFG
Manufacturer:
TOSH
Quantity:
1 000
Part Number:
TC90A92AFG
Manufacturer:
TOSHIBA
Quantity:
58
Part Number:
TC90A92AFG
Manufacturer:
TOSHIBA-Pb
Quantity:
25
Part Number:
TC90A92AFG
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Part Number:
TC90A92AFG(BH
Manufacturer:
TOSHIBA/东芝
Quantity:
20 000
Aug./2003
INIT:8BH
INIT:80H
INIT:90H
INIT:0AH
INIT:00H
INIT:03H
INIT:18H
INIT:00H
INIT:07H
INIT:00H
INIT:00H
INIT:00H
INIT:B2H
INIT:01H
INIT:48H
INIT:00H
2AH
2BH
2CH
2DH
2EH
Sub
20H
21H
22H
23H
24H
25H
26H
27H
28H
29H
2FH
000: 35.7uS ∼ 100: +40.5uS ∼ 111: 44uS
Adjustment for S/N detection start line
(Ex. NTSC mode)
Adjustment horizontal signal processing (start phase)
111:don’t use
0: positive
1:negative
110:384w
The horizontal start timing of S/N detection
PHPOLE
Fixed [0]
HDOUT
Fixed [0]
2Fh(D3)=0, 000: 12th line∼111: 18th line
polarity
RBALT
2Fh(D3)=1, 000: 7th line∼111: 13th line
Adjustment horizon position fine tuning for exterior clamp
0 0 0 0 : Falling edge of H +1 . 4 8 μs ∼ ( 300n s unit)
1000: -1.185μs ∼ 0000: center ∼ 0111: +1.04μs
Adjustment write timing for internal DRAM (horizontal)
D7
After input sync edge about +0.5μs ∼ about +3μs
Adjustment vertical signal processing (start phase)
1000: -1.185uS ∼ 0000: 0uS ∼ 0111: +1.04uS
EN_NOISEH_S
1000: -2.37μs ∼ 0000: ±0 ∼ 0111: +2.07μs
1000: -2.37μs ∼ 0000: ±0 ∼ 0111: +2.07μs
VDOUT adjustment (601 mode)
Threshold from phase difference big to middle.
0000: ±0 ∼ 0111: +4.44μs (4/13.5M step)
64W=64/27MHz=2.4uS
Adjustment burst gate pulse start phas e
(1step: 32/27MHz)
EN_NOISEV_S
VDOUT polarity
The start timing of I D 1 data slice
( 6.75MHz unit、 Width 2.2us Fix)
1000: +0.5μs ∼ 0111: +3μs
0000: line 10 ∼ 1111: line 25
Adjustment HBLK start phase
[ 0] : Normal
Adjustment Horizontal phase
1:negative
8OUTLSB
011:192w
100:256w
0:positive
101:320w
PVPOLE
Fixed [0]
[ 1] : ON
RBCHG
VPHS
0000:OFF ∼ 1111:High
D6
EN_PIXH_S
EN_PIXV_S
HGCON12
EXTCLP
HBLK_S
FHST_S
ID1DLY
BFP_S
HDPH
of a CVBS input
000000:0 、 1000000:-128lsb ∼ 0111111:+126lsb
Effective only
0:OFF 1:ON
ADC Output
1:negative
13.5M Trap
YADFILON
0:positive
at the time
000:0w
001:64w
Fixed [1]
PFPOLE
010:128w
Polarity
Field
D5
The horizontal width of S/N detection
000: 10.2uS ∼ 100: 14.9uS ∼ 111: 18.5uS
S/N detection line number
Cb/Cr Input
0: Pin92=Cr- IN,
1: Pin92=Cb- IN,
GC Input DC shift
1:through(601)
00: 1H、 01: 2H、 10: 3H、 11: 4H
Pin94=Cb- IN
Pin94=Cr-IN
CADSWREV
H,V-OUT
Fixed [0]
THRHV
through
Fixed [1]
GCSFT
0:656
D4
EN_NOISEH_W
EN_NOISEV_W
(1step: 32/27MHz)
0: Manual
1: Auto
0:ODD/EVEN
1:Clamp pulse
Adjustment horizontal signal processing (period)
The line select
EN_PIXV_A
Pin77 Output
1:negative
NOISESEL
(See p.24)
0:positive
Fixed [1]
detection
HDOUT adjustment (601)
CKOUT
Polarity
INVCK
change
for S/N
SEL77
D3
1000: -1.185μs ∼ 0000: center∼ 0111: +1.04μs
Adjustment write timing for internal DRAM (vertical)
1000: -2.37μs ∼ 0000: ±0 ∼ 0111: +2.07μs
Threshold from phase difference middle to big.
(See p.23)
1000: -8H ∼ 0000: center ∼ 0111: +7H
[0] Fix
HDST
1111:30CK∼0000:0CK (*CK=74ns)
000: OFF
001: 1 ∼21H
010: 1∼22H
0:
1:Gain detection
method change
1 : digital input Non-standard)
0:fixed value
S/N detection
CCD start bit (H pulse period)
16LSB limit
Level detection
0 : CVBS/Y
SEL_BLK
1:through
Fixed [1]
Adjustment vertical phase
0000: 0H ∼ 1111: +15H
(output)
Detection
ACKDET
NOISEL
0:OFF
Adjustment HBLK width
VBLK
0000:OFF ∼ 1111:High
1:ON
CLP
Line
D2
EN_PIXH_W
HGCON21
CCDSBH
HBLK_W
FVST_S
VDPH
Y Output
Level Select
011: 1∼23H
100: 1∼24H
101: 1∼25H
1:V-sep phase
VD out phase
(It is available
Fixed to[1]
COMB KILL
when H-V is
BSRY filter
YOLEVEL
0:standard
CCD slice
THRH_VD
10:TEST
11:13.5MHz
Cb/Cr output filter selection
BYFOFF
(Reference the next page)
Field for
0:EVEN
SSMSB
1:ODD
0:x1.7
1:x1.0
1:OFF
0:ON
FIV
00:Strong ∼ 10:weak
D1
CKOUT frequency
Select read data
SEL_RDATA
TC90A92AFG
SELCK
11:OFF
IIRFIL
(60:22H,50:23H)
110: 1∼26H
111: Auto
1:FIV
18
0:both field
Half H killer
00:13.5MHz
01::27MHz
F/B CLAMP
CCD slice
CCD slice
FBCLAMP
1:manual
V sepa.
0: OFF
1: ON
Fixed [1]
1: 1/16
0:Auto
action
AUTO
HHKIL
BLMT
0: 1/8
0:Auto
FON
Limit
1:ON
D0

Related parts for TC90A92AFG