MAX912CSE Maxim Integrated Products, MAX912CSE Datasheet - Page 3

IC COMPARATOR TTL DUAL HS 16SOIC

MAX912CSE

Manufacturer Part Number
MAX912CSE
Description
IC COMPARATOR TTL DUAL HS 16SOIC
Manufacturer
Maxim Integrated Products
Type
with Latchr
Datasheet

Specifications of MAX912CSE

Number Of Elements
2
Output Type
Complementary, TTL
Mounting Type
Surface Mount
Package / Case
16-SOIC (0.154", 3.90mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MAX912CSE
Manufacturer:
MAXIM
Quantity:
27
Part Number:
MAX912CSE
Manufacturer:
MAXIM
Quantity:
5 510
Part Number:
MAX912CSE
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
MAX912CSE+
Manufacturer:
MAXIM
Quantity:
8 457
Part Number:
MAX912CSE+
Manufacturer:
MAXIM/美信
Quantity:
20 000
ELECTRICAL CHARACTERISTICS (continued)
V+ = +5V, V- = -5V, V
Note 1: All specifications are 100% tested at T
Note 2: Input Offset Voltage (V
Note 3: Supply currents are measured with V
Note 4: Propagation Delay (t
Note 5: Input latch setup time (t
Note 6: Latch Propagation Delay (t
Propagation Delay (Note 4)
Differential Propagation Delay
(Note 4)
Channel-to-Channel Propagation
Delay (Note 4)
Latch Setup Time (Note 5)
Latch Hold Time (Note 5)
Latch Propagation Delay (Note 6)
to T
then the other to 1.4V. Input Offset Current (I
with low input overdrive values. Characterization and correlation tests have shown that t
teed by design. Electrical Characteristic DC tests are performed to guarantee that all internal bias conditions are correct.
For low overdrive conditions, V
time (t
by design.
Timing Diagram).
PARAMETER
MAX
H
) is the interval after the latch is asserted in which the input signal must be stable. These parameters are guaranteed
) are guaranteed by design.
_______________________________________________________________________________________
Q
= 1.4V, V
PD
OS
) and Differential Propagation Delay ( t
SU
LE
) is defined as the average of the two input offset voltages, measured by forcing first one output,
) is the interval in which the input signal must be stable prior to asserting the latch signal. The hold
= 0V, T
LPD
Single/Dual, Ultra-Fast, Low-Power
SYMBOL
t
PD+
OS
) is the delay time for the output to respond when the latch-enable pin is deasserted (see
t
t
LPD
t
t
SU
H
, t
PD
is added to overdrive. Differential Propagation Delay is defined as t
A
PD-
= T
Q
A
driven to both V
MIN
= +25°C, unless otherwise noted. Specification limits over temperature (T
V
V
V
V
(MAX912 only)
V
V
V
V
OD
OD
OD
OD
to T
IN
IN
IN
IN
OS
= 5mV
= 20mV
= 5mV
= 5mV
= 100mV,
= 100mV,
= 100mV,
= 100mV,
) is defined the same way.
MAX
Precision TTL Comparators
, unless otherwise noted. Typical values are at T
OH
CONDITIONS
and V
T
T
T
T
T
T
A
A
A
A
A
A
= +25°C
= T
= +25°C
= T
= +25°C
= +25°C
OL
PD
MIN TO
MIN TO
) cannot be measured in automatic handling equipment
(not 1.4V).
T
T
MAX
MAX
MAX913
MAX912
MIN
PD
2
5
and t
TYP
500
PD
10
A
3
9
2
0
2
7
= +25°C.) (Note 1)
PD
limits can be guaran-
= t
MAX
PD+
14
16
12
15
4
5
- t
PD-
A
UNITS
= T
.
ps
ns
ns
ns
ns
ns
MIN
3

Related parts for MAX912CSE