DS2401 Maxim, DS2401 Datasheet
DS2401
Available stocks
Related parts for DS2401
DS2401 Summary of contents
Page 1
... FEATURES Upgrade and Drop-In Replacement for DS2400 Extended 2.8V to 6.0V Range Multiple DS2401 Devices Can Reside on a Common 1-Wire Net Unique, Factory-Lasered and Tested 64-Bit Registration Number (8-Bit Family Code + 48-Bit Serial Number + 8-Bit CRC Tester); Guaranteed No Two Parts Alike ...
Page 2
... The 1-Wire bus is a system which has a single bus master system and one or more slaves. In all instances, the DS2401 is a slave device. The bus master is typically a microcontroller. The discussion of this bus system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire signaling (signal type and timing) ...
Page 3
... The idle state for the 1-Wire bus is high. If, for any reason, a transaction needs to be suspended, the bus MUST be left in the idle state if the transaction is to resume. If this does not occur and the bus is left low for more than 120µs, one or more of the devices on the bus may be reset. DS2401 MEMORY MAP Figure 1 8-Bit CRC Code MSB ...
Page 4
... Presence Pulse(s) transmitted by the slave(s). The Presence Pulse lets the bus master know that the DS2401 is on the bus and is ready to operate. For more details, see the 1-Wire Signaling section. ROM FUNCTION COMMANDS Once the bus master has detected a presence, it can issue one of the four ROM function commands ...
Page 5
... DS2401. During write time slots, the delay circuit determines when the DS2401 will sample the data line. For a read data time slot “0” transmitted, the delay circuit determines how long the DS2401 will hold the data line low overriding the “1” generated by the master. ...
Page 6
ROM FUNCTIONS FLOW CHART Figure ...
Page 7
... INITIALIZATION PROCEDURE “RESET AND PRESENCE PULSES” Figure 5 RESISTOR MASTER DS2401 ∗ In order not to mask interrupt signaling by other devices on the 1-Wire bus less than 960µs. READ/WRITE TIMING DIAGRAM Figure 6 Write-One Time Slot RESISTOR MASTER 480µs ≤ t < ∞ * RSTL 480µ ...
Page 8
... DS2401 CRC GENERATION To validate the data transmitted from the DS2401, the bus master may generate value from the data received. This generated value is compared to the value stored in the last the DS2401. If the two CRC values match, the transmission is error-free. ...
Page 9
... TSOC, SOT-223 Flip Chip This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. DC ELECTRICAL CHARACTERISTICS (T = -40° ...
Page 10
... The duration of the low pulse sent by the master should be a minimum of 1μs with a maximum value as short as possible to allow time for the pullup resistor to recover the line to a high level before the 1-Wire device samples in the case of a Write-One Time or before the master samples in the case of a Read-One Time ...
Page 11
... V changed from 0.8V to 0.3V, EC table note 11 deleted ILMAX Deleted standard (Pb) parts from ordering information; changed flip chip part number from DS2401X1 to DS2401X1-S#T Deleted V from the EC table; moved V OH 5/11 into the EC table; changed soldering temperature from J-STD-020A reference to explicit package specific numbers Added Package Information and Revision History sections Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product ...