ST10F269Z2 STMicroelectronics, ST10F269Z2 Datasheet - Page 176

no-image

ST10F269Z2

Manufacturer Part Number
ST10F269Z2
Description
16-bit MCU
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST10F269Z2

Single Voltage Supply
5V ±10% (EMBEDDED REGULATOR FOR 2.7 or 3.3 V CORE SUPPLY).
Temperature Ranges
-40 +125 °C / -40 to 85 °C

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST10F269Z2-Q3
Manufacturer:
ST
0
Part Number:
ST10F269Z2-Q3
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10F269Z203
Manufacturer:
ST
0
Part Number:
ST10F269Z2Q3
Manufacturer:
INFINEON
Quantity:
1 443
Part Number:
ST10F269Z2Q3
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F269Z2Q3
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
201
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
745
Part Number:
ST10F269Z2Q6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
2
Part Number:
ST10F269Z2Q6
Manufacturer:
ST
Quantity:
20 000
Part Number:
ST10F269Z2T3
Manufacturer:
LITTLEFUSE
Quantity:
1 000
The formula for SSC Clock Cycle time is: t
Where <SSCBR> represents the content of the SSC Baud rate register, taken as unsigned 16-bit integer.
V
The formula for SSC Clock Cycle time is: t
Where <SSCBR> represents the content of the SSC Baud rate register, taken as unsigned 16-bit integer
176/184
t
t
318p
t
t
t
t
t
t
t
t
t
t
t
CC
317p
Symbol
317
318
Symbol
310
311
312
313
314
315
316
317
318
= 5V ±10%, V
1
SR Read data setup time before latch
SR Read data hold time after latch edge,
SR SSC clock cycle time
SR SSC clock high time
SR SSC clock low time
SR SSC clock rise time
SR SSC clock fall time
CC Write data valid after shift edge
CC Write data hold after shift edge
SR Read data setup time before latch edge,
SR Read data hold time after latch edge,
SR Read data setup time before latch edge,
SR Read data hold time after latch edge,
edge,
(SSCPEN = 0)
phase
(SSCPEN = 0)
phase error detection on (SSCPEN = 1)
phase error detection on (SSCPEN = 1)
phase error detection off (SSCPEN = 0)
phase error detection off (SSCPEN = 0)
phase
SS
error
= 0V, CPU clock = 32MHz, T
Parameter
Parameter
error
detection
detection
310
310
off
off
= 4 TCL * (<SSCBR> + 1)
= 4 TCL * (<SSCBR> + 1)
Maximum Baud rate=6.25MBd
Maximum Baud rate=10MBd
Minimum
Minimum
109.375
78.125
A
41.25
(<SSCBR> = 0001h)
(<SSCBR> = 0001h)
52.5
52.5
125
31
= -40 to +125°C, C
6
0
6
Maximum
Maximum
45.25
10
10
L
= 50pF (TQFP144 devices)
(<SSCBR>=0001h-FFFFh)
(<SSCBR>=0001h-FFFFh)
t
t
2TCL + 10
Minimum
Minimum
2TCL + 6
310
310
4TCL +
6TCL +
15.625
15.625
8 TCL
Variable Baud rate
Variable Baud rate
/2 - 10
/2 - 10
6
0
6
262144 TCL
2 TCL + 14
Maximum
Maximum
ST10F269
10
10
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for ST10F269Z2