EP4SGX70DF29I4 Altera Corporation, EP4SGX70DF29I4 Datasheet - Page 72
![no-image](/images/manufacturer_photos/0/0/41/altera_corporation_sml.jpg)
EP4SGX70DF29I4
Manufacturer Part Number
EP4SGX70DF29I4
Description
IC STRATIX IV FPGA 70K 780FBGA
Manufacturer
Altera Corporation
Series
Stratix® IV GXr
Datasheet
1.EP4SGX70DF29C4N.pdf
(80 pages)
Specifications of EP4SGX70DF29I4
Number Of Logic Elements/cells
72600
Number Of Labs/clbs
2904
Total Ram Bits
7564880
Number Of I /o
372
Number Of Gates
-
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-BBGA
Lead Free Status
Contains lead
Rohs Status
RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
1–64
Table 1–53. Glossary Table (Part 2 of 4)
Stratix IV Device Handbook Volume 4: Device Datasheet and Addendum
M, N, O
Letter
K, L,
P
Q
R
J
J
JTAG Timing
Specifications
PLL
Specifications
R
L
Subject
—
—
High-speed I/O block: Deserialization factor (width of parallel data bus).
JTAG Timing Specifications:
Diagram of PLL Specifications
Note:
(1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.
Receiver differential input discrete resistor (external to Stratix IV device).
TMS
TDO
TCK
TDI
Core Clock
Key
CLK
Reconfigurable in User Mode
t
JCH
t
JPZX
t
JCP
t
JCL
Switchover
f
IN
External Feedback
N
t
JPCO
f
INPFD
(1)
t
JPSU
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
PFD
M
Definitions
CP
—
—
t
LF
JPH
VCO
f
VCO
t
JPXZ
Counters
C0..C9
December 2011 Altera Corporation
CLKOUT Pins
f
f
OUT_EXT
OUT
GCLK
RCLK
Glossary