LT1720CS8#PBF Linear Technology, LT1720CS8#PBF Datasheet - Page 14
![IC COMP R-RINOUT DUAL 8-SOIC](/photos/7/4/70441/lt1720cs8_pbf_sml.jpg)
LT1720CS8#PBF
Manufacturer Part Number
LT1720CS8#PBF
Description
IC COMP R-RINOUT DUAL 8-SOIC
Manufacturer
Linear Technology
Series
UltraFast™r
Type
General Purposer
Datasheet
1.LT1720CS8PBF.pdf
(28 pages)
Specifications of LT1720CS8#PBF
Number Of Elements
2
Output Type
CMOS, Rail-to-Rail, TTL
Voltage - Supply
2.7 V ~ 6 V
Mounting Type
Surface Mount
Package / Case
8-SOIC (0.154", 3.90mm Width)
Comparator Type
High Speed
No. Of Comparators
2
Response Time
4.5ns
Ic Output Type
CMOS, TTL
Supply Current
4mA
Supply Voltage Range
2.7V To 6V
Amplifier Case Style
SOIC
No. Of Pins
8
Rohs Compliant
Yes
Output Compatibility
CMOS, TTL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
APPLICATIONS INFORMATION
LT1720/LT1721
Speed Limits
The LT1720/LT1721 comparators are intended for high
speed applications, where it is important to understand a
few limitations. These limitations can roughly be divided
into three categories: input speed limits, output speed
limits, and internal speed limits.
There are no significant input speed limits except the shunt
capacitance of the input nodes. If the 2pF typical input
nodes are driven, the LT1720/LT1721 will respond.
The output speed is constrained by two mechanisms,
the fi rst of which is the slew currents available from the
output transistors. To maintain low power quiescent op-
eration, the LT1720/LT1721 output transistors are sized
to deliver 25mA to 45mA typical slew currents. This is
sufficient to drive small capacitive loads and logic gate
inputs at extremely high speeds. But the slew rate will
slow dramatically with heavy capacitive loads. Because
the propagation delay (t
output voltage is halfway between the supplies, the fixed
slew current actually makes the LT1720/LT1721 faster at
3V than 5V with 20mV of input overdrive.
Another manifestation of this output speed limit is skew,
the difference between t
of the LT1720/LT1721 vary with the process variations of
the PNP and NPN transistors, for rising edges and falling
edges respectively. The typical 0.5ns skew can have either
polarity, rising edge or falling edge faster. Again, the skew
will increase dramatically with heavy capacitive loads.
The skews of comparators in a single package are corre-
lated, but not identical. Besides some random variability,
there is a small (100ps to 200ps) systematic skew due to
physical parasitics of the packages. For the LT1720 SO-8,
comparator A, whose output is adjacent to the V
will have a relatively faster rising edge than comparator
B. Likewise, comparator B, by virtue of an output adjacent
to the ground pin will have a relatively faster falling edge.
Similar dependencies occur in the LT1721 S16, while the
systemic skews in the smaller MSOP and SSOP packages
are half again as small. Of course, if the capacitive loads on
the two comparators of a single package are not identical,
the differential timing will degrade further.
14
PDLH
PD
) definition ends at the time the
and t
PDHL
. The slew currents
CC
pin,
The second output speed limit is the clamp turnaround.
The LT1720/LT1721 output is optimized for fast initial
response, with some loss of turnaround speed, limiting
the toggle frequency. The output transistors are idled in a
low power state once V
the Schottky clamp action. It is only when the output has
slewed from the old voltage to the new voltage, and the
clamp circuitry has settled, that the idle state is reached
and the output is fully ready to transition again. This clamp
turnaround time is typically 8ns for each direction, resulting
in a maximum toggle frequency of 62.5MHz, or a 125MB
data rate. With higher frequencies, dropout and runt pulses
can occur. Increases in capacitive load will increase the time
needed for slewing due to the limited slew currents and
the maximum toggle frequency will decrease further. For
higher toggle frequency applications, refer to the LT1715,
whose output stage can toggle at 150MHz typical.
The internal speed limits manifest themselves as disper-
sion. All comparators have some degree of dispersion,
defined as a change in propagation delay versus input
overdrive. The propagation delay of the LT1720/LT1721
will vary with overdrive, from a typical of 4.5ns at 20mV
overdrive to 7ns at 5mV overdrive (typical). The LT1720/
LT1721’s primary source of dispersion is the hysteresis
stage. As a change of polarity arrives at the gain stage,
the positive feedback of the hysteresis stage subtracts
from the overdrive available. Only when enough time has
elapsed for a signal to propagate forward through the gain
stage, backwards through the hysteresis stage and forward
through the gain stage again, will the output stage receive
the same level of overdrive that it would have received in
the absence of hysteresis.
With 5mV of overdrive, the LT1720/LT1721 are faster with
a 5V supply than with a 3V supply, the opposite of what
is true with 20mV overdrive. This is due to the internal
speed limit, because the gain stage is faster at 5V than 3V
due primarily to the reduced junction capacitances with
higher reverse voltage bias.
In many applications, as shown in the following examples,
there is plenty of input overdrive. Even in applications
providing low levels of overdrive, the LT1720/LT1721
are fast enough that the absolute dispersion of 2.5ns
(= 7 – 4.5) is often small enough to ignore.
OH
or V
OL
is reached by detecting
17201fc