MAX13325GUI/V+T Maxim Integrated Products, MAX13325GUI/V+T Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/4/417/maxim_integrated_products_sml.jpg)
MAX13325GUI/V+T
Manufacturer Part Number
MAX13325GUI/V+T
Description
IC AUD LINE DVR DL AUTO 28TSSOP
Manufacturer
Maxim Integrated Products
Type
Line Driver, Transmitterr
Datasheet
1.MAX13325GUIV.pdf
(21 pages)
Specifications of MAX13325GUI/V+T
Applications
Automotive Audio
Mounting Type
Surface Mount
Package / Case
28-TSSOP Exposed Pad, 28-eTSSOP, 28-HTSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Dual Automotive, Audio Line Drivers
with I
8
3, 4, 10, 11
______________________________________________________________________________________
PIN
12
13
1
2
5
6
7
8
9
2
C Control and Diagnostic
NAME
SHDN
MUTE
INRM
INLM
INRP
BIAS
INLP
V
I.C.
V
DD
L
TOP VIEW
Analog Bias Voltage. Bypass BIAS to GND with a 10FF capacitor.
Logic Supply Voltage. Connect V
capacitor.
Internally Connected. Leave unconnected.
Left Audio Positive Input. Either input of each pair can be used as a single-ended input, with the
complementary input bypassed to GND.
Left Audio Negative Input. Either input of each pair can be used as a single-ended input, with the
complementary input bypassed to GND.
Power-Supply Input. Connect V
capacitor.
Right Audio Negative Input. Either input of each pair can be used as a single-ended input, with the
complementary input bypassed to GND.
Right Audio Positive Input. Either input of each pair can be used as a single-ended input, with the
complementary input bypassed to GND.
Shutdown Input. Drive SHDN low to power down the device.
Mute Input. Drive MUTE low to mute the outputs. The outputs are low impedance in mute.
SHDN
MUTE
ADD0
INLM
INRM
INRP
BIAS
INLP
V
I.C.
I.C.
I.C.
I.C.
V
DD
L
10
11
12
13
14
1
2
3
4
5
6
7
8
9
+
CONNECT TO PGND.
MAX13325
MAX13326
DD
TSSOP
L
to a 2.7V to 5V logic supply. Bypass V
to the supply voltage. Bypass V
EP
FUNCTION
28
27
26
25
24
23
22
21
20
19
18
17
16
15
CSS
FLAG
CM
CP
OUTLP
OUTLM
CHOLD
PGND
OUTRP
OUTRM
GND
ADD1
SDA
SCL
DD
Pin Configuration
to GND through a 1FF
Pin Description
L
to GND with a 0.1FF