NCY9100DWR2G ON Semiconductor, NCY9100DWR2G Datasheet
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
NCY9100DWR2G
Specifications of NCY9100DWR2G
Related parts for NCY9100DWR2G
NCY9100DWR2G Summary of contents
Page 1
... Low Level Expandor − Noise Gate • Dynamic Filters • CD Player *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. © Semiconductor Components Industries, LLC, 2009 April, 2009 − Rev. 0 http://onsemi.com 16 1 SOIC− ...
Page 2
20kW 2 RECT IN R 10kW 1 MAXIMUM RATINGS Rating Maximum Operating Voltage Operating Ambient Temperature Range Operating Junction Temperature Power Dissipation Thermal Resistance, Junction−to−Ambient Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ...
Page 3
ELECTRICAL CHARACTERISTICS Characteristic Supply Voltage Supply Current Output Current Capability Output Slew Rate Gain Cell Distortion (Note 2) Resistor Tolerance Internal Reference Voltage Output DC Shift (Note 3) Expandor Output Noise Unity Gain Level (Note 5) Gain Change (Notes 2 ...
Page 4
Circuit Description The NCY9100 compandor building blocks, as shown in the block diagram, are a full−wave rectifier, a variable gain cell, an operational amplifier and a bias system. The arrangement of these blocks in the IC result in a circuit ...
Page 5
INTRODUCTION Much interest has been expressed in high performance electronic gain control circuits. applications, an integrated transconductance amplifier can be used, but when high−performance is required, one has to resort to complex discrete circuitry with many expensive, well−matched components. This ...
Page 6
Figure 6 shows how the circuit is hooked up to realize an expandor. The input signal applied to the inputs of IN both the rectifier and the DG cell. When the input signal drops by 6.0 dB, ...
Page 7
Figure 9 shows the rectifier circuit in more detail. The op amp is a one−stage op amp, biased so that only one output device time. The non−inverting input, (the base which is shown ...
Page 8
Variable Gain Cell Figure diagram of the variable gain cell. This is a linearized two−quadrant transconductance multiplier and the op amp provide a predistorted drive signal for the 2 gain control pair, Q and Q ...
Page 9
... DG input pin. This effectively trims I . Figure 16 shows such a trim network. 1 ORDERING INFORMATION Device NCY9100DWR2G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Figure 16. Control Signal Feedthrough 90dB Operation Amplifier The main op amp shown in the chip block diagram is equivalent to a 741 with a 1 ...
Page 10
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...