AD8010 Analog Devices, AD8010 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD8010
Manufacturer Part Number
AD8010
Description
Low Power, High Current Distribution Amplifier
Manufacturer
Analog Devices
Datasheet
1.AD8010.pdf
(12 pages)
Specifications of AD8010
-3db Bandwidth
230MHz
Slew Rate
800V/µs
Vos
5mV
Ib
6µA
# Opamps Per Pkg
1
Input Noise (nv/rthz)
2nV/rtHz
Vcc-vee
9V to 12V
Isy Per Amplifier
17mA
Packages
DIP,SOIC
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD80100
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD80101
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD80103KSTZ-100
Manufacturer:
AD
Quantity:
364
Part Number:
AD80103KSTZ-100
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD80107Z
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD8010AR-16
Manufacturer:
ADI/亚德诺
Quantity:
20 000
OVERDRIVE RECOVERY
Overdrive of an amplifier occurs when the output and/or input
range are exceeded. The amplifier must recover from this over-
drive condition. As shown in Figure 27, the AD8010 recovers
within 35 ns from negative overdrive and within 75 ns from
positive overdrive.
THEORY OF OPERATION
The AD8010 is a current feedback amplifier optimized for high
current output while maintaining excellent performance with
respect to flatness, distortion and differential gain/phase. As a
video distribution amplifier, the AD8010 will drive up to 12
parallel video loads (12.5 Ω) from a single output with 0.04%
differential gain and 0.04° differential phase errors. This means
that, unlike designs with one driver per output, any output is a
true reflection of the signal on all other outputs.
The high output current capability of the AD8010 also make it
useful in xDSL applications. The AD8010 can drive a 12.5 Ω
single-ended or 25 Ω differential load with low harmonic dis-
tortion. This makes it useful in designs that utilize a step-up
transformer to drive a twisted-pair transmission line.
To achieve these levels of performance special precautions with
respect to supply bypassing are recommended (Figure 29). This
configuration minimizes the contribution from high frequency
supply rejection to differential gain and phase errors as well as
reducing distortion due to harmonic energy in the power supplies.
AD8010
200
100
10
1
0
G = +5
G = +2
0
V
IN
INPUT
INPUT (500mV/DIV)
OUTPUT (1V/DIV)
R
G
150
50
5
OUTPUT
R
F
R
G = +1
S
R
C
10
–
S
L
V
GAIN AS SHOWN
V
w/
OUT
G = +6
R
R
O
F
L
= 0.2V p-p
= 604
= 18.75
100ns
30% OVERSHOOT
15
20
Driving Capacitance Loads
The AD8010 was designed primarily to drive nonreactive loads.
If driving loads with a capacitive component is desired, best
frequency response is obtained by the addition of a small series
resistance as shown in Figure 28. The inset figure shows the
optimum value for R
that the frequency response of the circuit when driving large
capacitive loads will be dominated by the passive roll-off of
R
LAYOUT CONSIDERATIONS
The specified high speed performance of the AD8010 requires
careful attention to board layout and component selection.
Proper R
selection are necessary.
The PCB should have a ground plane covering all unused portions
of the component side of the board to provide low impedance
path. The ground plane should be removed from the area near
the input pins to reduce the parasitic capacitance.
The standard noninverting closed-loop configuration with the
recommended power supply bypassing technique is shown in
Figure 29. Ferrite beads (Amidon Associates, Torrance CA,
Part Number 43101) are used to suppress high frequency power
supply energy on the DUT supply lines at the DUT. C1 and C2
each represent the parallel combination of a 47 µF (16 V) tanta-
lum electrolytic capacitor, a 10 µF (10 V) tantalum electrolytic
capacitor and a 0.1 µF ceramic chip capacitor. Connect C1
from the +V
to signal ground.
The feedback resistor should be located close to the inverting
input pin in order to keep the parasitic capacitance at this node
to a minimum. Parasitic capacitances of less than 1 pF at the
inverting input can significantly affect high speed performance.
Stripline design techniques should be used for long traces
(greater than about 3 cm). These should be designed with a
characteristic impedance (Z
terminated at each end.
SERIES
V
IN
R
T
and C
F
design techniques and low-pass parasitic component
150
S
pin to the –V
L
.
+V
AD8010
SERIES
S
+
FB
C1
vs. capacitive load. It is worth noting
S
–V
O
pin. Connect C2 from the –V
) of 50 Ω or 75 Ω and be properly
S
R
R
G
F
+
C2
R
BT
Z
O
R
S
L
pin