ADV7125 Analog Devices, ADV7125 Datasheet - Page 12

• Manufacturer Part Number: ADV7125
• Description: 330MHz Triple 8-Bit High Speed Video DAC
• Manufacturer: Analog Devices

Specifications of ADV7125

• Resolution (bits): 8bit
• Dac Update Rate: 330MSPS
• Dac Settling Time: n/a
• Max Pos Supply (v): +5.25V
• Single-supply: No
• Dac Type: Current Out
• Dac Input Format: Par

ADV7125
Table 7. Typical Video Output Truth Table (R
Video Output Level
White Level
Video
Video to BLANK
Black Level
Black to BLANK
BLANK Level
SYNC Level
VIDEO SYNCHRONIZATION AND CONTROL
The ADV7125 has a single composite sync ( SYNC ) input
control. Many graphics processors and CRT controllers have the
ability to generate horizontal sync (HSYNC), vertical sync
(VSYNC), and composite SYNC .
In a graphics system that does not automatically generate a
composite SYNC signal, the inclusion of some additional logic
circuitry enables the generation of a composite SYNC signal.
The sync current is internally connected directly to the IOG
output, thus encoding video synchronization information onto
the green video channel. If it is not required to encode sync
information onto the ADV7125, the SYNC input should be tied
to logic low.
REFERENCE INPUT
The ADV7125 contains an on-board voltage reference. The V
pin should be connected as shown in Figure 10.
A resistance, R
determines the amplitude of the output video level according to
Equation 1 and Equation 2 for the ADV7125.
Equation 1 applies to the ADV7125 only, when SYNC is being
used. If SYNC is not being encoded onto the green channel,
Equation 1 is similar to Equation 2.
Using a variable value of R
the analog output video levels. Use of a fixed 560 Ω R
yields the analog output levels quoted in the Specifications section.
These values typically correspond to the RS-343A video wave-
form values, as shown in Figure 5.
DACS
The ADV7125 contains three matched 8-bit DACs. The DACs
are designed using an advanced, high speed, segmented architec-
ture. The bit currents corresponding to each digital input are
routed to either the analog output (bit = 1) or GND (bit = 0)
by a sophisticated decoding scheme. Because all this circuitry
is on one monolithic device, matching between the three DACs
is optimized. As well as matching, the use of identical current
sources in a monolithic design guarantees monotonicity and
IOG (mA) = 11,444.8 × V
IOR, IOB (mA) = 7989.6 × V
SET
, connected between the R
IOG (mA)
26.0
Video + 7.2
Video
7.2
0
7.2
0
SET
allows for accurate adjustment of
REF
(V)/R
REF
(V)/R
SET
(Ω)
IOG (mA)
0
18.67 − Video
18.67 − Video
18.67
18.67
18.67
18.67
SET
SET
(Ω)
pin and GND,
SET
= 530 Ω, R
SET
resistor
IOR/IOB (mA)
18.67
Video
Video
0
0
0
0
Rev. C | Page 12 of 16
(1)
(2)
REF
LOAD
= 37.5 Ω)
low glitch. The on-board operational amplifier stabilizes the
full-scale output current against temperature and power supply
variations.
ANALOG OUTPUTS
The ADV7125 has three analog outputs, corresponding to the
red, green, and blue video signals.
The red, green, and blue analog outputs of the ADV7125 are
high impedance current sources. Each one of these three RGB
current outputs is capable of directly driving a 37.5 Ω load, such
as a doubly terminated 75 Ω coaxial cable. Figure 6 shows the
required configuration for each of the three RGB outputs
connected into a doubly terminated 75 Ω load. This arrangement
develops RS-343A video output voltage levels across a 75 Ω
monitor.
A suggested method of driving RS-170 video levels into a 75 Ω
monitor is shown in Figure 7. The output current levels of the
DACs remain unchanged, but the source termination resistance,
Z
More detailed information regarding load terminations for
various output configurations, including RS-343A and RS-170,
is available in the AN-205 Application Note, Video Formats and
Required Load Terminations, available from Analog Devices at
www.analog.com.
S
, on each of the three DACs is increased from 75 Ω to 150 Ω.
TERMINATION REPEATED THREE TIMES
TERMINATION REPEATED THREE TIMES
FOR RED, GREEN, AND BLUE DACs
FOR RED, GREEN, AND BLUE DACs
IOR/IOB (mA)
0
18.67 − Video
18.67 − Video
18.67
18.67
18.67
18.67
TERMINATION)
TERMINATION)
DACs
DACs
Z
(SOURCE
(SOURCE
Z
S
Figure 6. Analog Output Termination for RS-343A
S
Figure 7. Analog Output Termination for RS-170
= 150Ω
= 75Ω
IOR, IOG, IOB
IOR, IOG, IOB
SYNC
1
0
1
0
1
0
1
Z
(CABLE)
Z
(CABLE)
0
0
= 75Ω
= 75Ω
BLANK
1
1
1
1
1
0
0
DAC Input Data
0xFFH
Data
Data
0x00H
0x00H
0xXXH (don’t care)
0xXXH (don’t care)
Z
(MONITOR)
Z
(MONITOR)
L
L
= 75Ω
= 75Ω