AD5346 Analog Devices, AD5346 Datasheet - Page 18

• Manufacturer Part Number: AD5346
• Description: 2.5 V to 5.5 V, Parallel Interface Octal Voltage Output 8-Bit D/A Converter
• Manufacturer: Analog Devices

Specifications of AD5346

• Resolution (bits): 8bit
• Dac Update Rate: 167kSPS
• Dac Settling Time: 6µs
• Max Pos Supply (v): +5.5V
• Single-supply: Yes
• Dac Type: Voltage Out
• Dac Input Format: Par

AD5346/AD5347/AD5348
The bias generator, the output amplifier, the resistor string, and
all other associated linear circuitry are all shut down when the
power-down mode is activated. However, the contents of the
registers are unaffected when in power-down. The time to exit
power-down is typically 2.5 s for V
3 V. This is the time from a rising edge on the PD pin to when
the output voltage deviates from its power-down voltage. See
Figure 31.
SUGGESTED DATA BUS FORMATS
In many applications, the GAIN and BUF pins are hardwired.
However, if more flexibility is required, they can be included in
a data bus. This enables the user to software program GAIN,
giving the option of doubling the resolution in the lower half of
the DAC range. In a bused system, GAIN and BUF may be
treated as data inputs because they are written to the device
during a write operation and take effect when LDAC is taken
low. This means that the reference buffers and the output
amplifier gain of multiple DAC devices can be controlled using
common GAIN and BUF lines. Note that GAIN and BUF are
not read back during an RD operation.
Table 8. AD5346/AD5347/AD5348 Truth Table
CLR
1
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
X
X = Don’t Care
LDAC
1
1
X
1
1
1
1
1
1
1
1
X
X
X
X
X
X
X
X
0
X
X
0
0
0
0
0
0
0
0
0
CS
1
X
0
0
0
0
0
0
0
0
X
DD
WR
X
1
X
0→1
0→1
0→1
0→1
0→1
0→1
0→1
0→1
1
1
1
1
1
1
1
1
X
0
= 5 V and 5 µs when V
RD
X
1
X
1
1
1
1
1
1
1
1
1→0
1→0
1→0
1→0
1→0
1→0
1→0
1→0
1
0
DD
Rev. 0 | Page 18 of 24
A2
X
X
X
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
X
X
=
A1
X
X
X
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
X
X
The AD5347 and AD5348 data bus must be at least 10 and 12
bits wide, respectively, and are best suited to a 16-bit data bus
system.
Examples of data formats for putting GAIN and BUF on a
16-bit data bus are shown in Figure 40. Note that any unused
bits above the actual DAC data may be used for GAIN and BUF.
X
X
X = UNUSED BIT
X
X
Figure 40. AD5347/AD5348 Data Format for Word Load with
BUF
X
A0
X
X
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
X
X
X
GAIN
X
BUF
DB11 DB10
Function
No Data Transfer
No Data Transfer
Clear All Registers
Load DAC A Input Register
Load DAC B Input Register
Load DAC C Input Register
Load DAC D Input Register
Load DAC E Input Register
Load DAC F Input Register
Load DAC G Input Register
Load DAC H Input Register
Read Back DAC Register A
Read Back DAC Register B
Read Back DAC Register C
Read Back DAC Register D
Read Back DAC Register E
Read Back DAC Register F
Read Back DAC Register G
Read Back DAC Register H
Update DAC Registers
Invalid Operation
GAIN and BUF Data on 16-Bit Bus
GAIN
DB9
DB9
DB8
AD5347
AD5348
DB8
DB7
DB7
DB6
DB6
DB5
DB5
DB4
DB4
DB3
DB3
DB2
DB2
DB1
DB1
DB0
DB0