AD5621 Analog Devices, AD5621 Datasheet - Page 6

no-image

AD5621

Manufacturer Part Number
AD5621
Description
2.7 V to 5.5 V,
Manufacturer
Analog Devices
Datasheet

Specifications of AD5621

Resolution (bits)
12bit
Dac Update Rate
1.7MSPS
Dac Settling Time
6µs
Max Pos Supply (v)
+5.5V
Single-supply
Yes
Dac Type
Voltage Out
Dac Input Format
Ser,SPI

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5621AKSZ
Manufacturer:
ADI
Quantity:
720
Part Number:
AD5621AKSZ
Manufacturer:
Analog Devices Inc
Quantity:
24 998
Part Number:
AD5621AKSZ-500RL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5621AKSZ-REEL7
Manufacturer:
ADI
Quantity:
5 000
Part Number:
AD5621AKSZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5621BKSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5621BKSZ-500RL7
Manufacturer:
AD
Quantity:
11 650
Part Number:
AD5621BKSZ-REEL7
Manufacturer:
AD
Quantity:
16 500
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 5. Pin Function Descriptions
SC70
Pin No.
1
2
3
4
5
6
AD5601/AD5611/AD5621
LFCSP
Pin No.
4
2
3
1
5
6
Figure 3. 6-Lead SC70 Pin Configuration
SYNC
SCLK
SDIN
1
2
3
Mnemonic
SYNC
SCLK
SDIN
V
GND
V
EP
DD
OUT
(Not to Scale)
AD5601/
AD5611/
AD5621
TOP VIEW
6
5
4
Level-Triggered Control Input (Active Low). This is the frame synchronization signal for the input
data. When SYNC goes low, it enables the input shift register, and data is transferred in on the falling
edges of the clocks that follow. The DAC is updated following the 16
taken high before this edge, in which case the rising edge of SYNC acts as an interrupt and the write
sequence is ignored by the DAC.
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock
input. Data can be transferred at rates up to 30 MHz.
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the falling
edge of the serial clock input.
Power Supply Input. The AD5601/AD5611/AD5621 can be operated from 2.7 V to 5.5 V. V
decoupled to GND.
Ground. Ground reference point for all circuitry on the AD5601/AD5611/AD5621.
Analog Output Voltage from the DAC. The output amplifier has rail-to-rail operation.
Exposed Pad. Connect to GND.
Description
V
GND
V
OUT
DD
Rev. F | Page 6 of 24
SCLK
NOTES:
1. CONNECT THE EXPOSED PAD TO GND.
SDIN
V
Figure 4. 6-Lead LFCSP Pin Configuration
DD
1
2
3
(Not to Scale)
AD5601/
AD5611/
AD5621
TOP VIEW
th
clock cycle, unless SYNC is
6 V
5 GND
4 SYNC
OUT
Data Sheet
DD
should be

Related parts for AD5621