AD5535 Analog Devices, AD5535 Datasheet - Page 13

• Manufacturer Part Number: AD5535
• Description: 32-Channel, 14-Bit DAC with Fullscale Output Voltage Programmable from 50 V to 200 V
• Manufacturer: Analog Devices

Specifications of AD5535

• Resolution (bits): 14bit
• Dac Update Rate: 1.2MSPS
• Dac Settling Time: 65µs
• Max Pos Supply (v): +5.25V
• Single-supply: No
• Dac Type: Voltage Out
• Dac Input Format: Ser

Figure 17 shows the connection diagram.
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5535-to-MC68HC11 Interface
The serial peripheral interface (SPI) on the MC68HC11 is
configured for master mode (MSTR = 1), clock polarity bit
(CPOL) = 0, and clock phase bit (CPHA) = 1. The SPI is
configured by writing to the SPI control register (SPCR)—see
the 68HC11 User Manual. SCK of the MC68HC11 drives the
SCLK of the AD5535 and the MOSI output drives the serial
data line (D
a port line (PC7). When data is being transmitted to the
AD5535, the SYNC line is taken low (PC7).
Data appearing on the MOSI output is valid on the falling edge
of SCK. The MC68HC11 transfers only eight bits of data during
each serial transfer operation; therefore, three consecutive write
operations are necessary to transmit 19 bits of data. Data is
transmitted MSB first. It is important to left justify the data in
the SPDR register so that the first 19 bits transmitted contain
valid data. PC7 must be pulled low to start a transfer. It is taken
high and pulled low again before any further write cycles can
take place. See
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5535*
AD5535*
Figure 17. AD5535-to-ADSP-2101/ADSP-2103 Interface
IN
) of the AD5535. The SYNC
SCLK
SYNC
SCLK
SYNC
Figure 18. AD5535-to-MC68HC11 Interface
Figure 18.
D
D
IN
IN
signal is derived from
SCLK
DT
TFS
SCK
MOSI
PC7
ADSP-2103*
ADSP-2101/
MC68HC11*
Rev. A | Page 13 of 16
AD5535-to-PIC16C6x/7x Interface
The PIC16C6x/7x synchronous serial port (SSP) is configured
as an SPI master with the clock polarity bit = 0. This is done
by writing to the synchronous serial port control register
(SSPCON). See the PIC16/17 Microcontroller User Manual.
In this example, I/O port RA1 is being used to pulse SYNC
and enable the serial port of the AD5535. This microcontroller
transfers only eight bits of data during each serial transfer
operation; therefore, three consecutive write operations are
necessary to transmit 19 bits of data. Data is transmitted MSB
first. It is important to left justify the data in the SPDR register
so that the first 19 bits transmitted contain valid data. RA1 must
be pulled low to start a transfer. It must be brought high and
pulled low again before any further write cycles can take place.
Figure 19 shows the connection diagram.
AD5535-to-8051 Interface
The AD5535 requires a clock synchronized to the serial data. The
8051 serial interface must therefore be operated in Mode 0. In
this mode, serial data exits the 8051 through R×D, and a shift
clock is output upon T×D. The SYNC signal is derived from a
port line (P1.1).
the AD5535. Because the AD5535 shifts data out upon the rising
edge of the shift clock and latches data in upon the falling edge,
the shift clock must be inverted. Note also that the AD5535
requires its data with the MSB first. Because the 8051 outputs the
LSB first, the transmit routine must take this into account.
*ADDITIONAL PINS OMITTED FOR CLARITY
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5535*
AD5535*
SCLK
SYNC
SCLK
SYNC
Figure 19. AD5535-to-PIC16C6x/7x Interface
D
D
Figure 20 shows how the 8051 is connected to
IN
IN
Figure 20. AD5535-to-8051 Interface
SCK/RC3
SDI/RC4
RA1
TxD
RxD
P1.1
PIC16C6x/7x*
8051*
AD5535