AD5620 Analog Devices, AD5620 Datasheet
AD5620
Specifications of AD5620
Available stocks
Related parts for AD5620
AD5620 Summary of contents
Page 1
... REFOUT The parts incorporate a power-on reset circuit to ensure that the DAC output powers (AD5620/AD5640/AD5660-1-2) or midscale (AD5620-3 and AD5660-3) and remains there until a valid write takes place. The parts contain a power-down feature that reduces the current consumption of the device to 480 and provides software-selectable output loads while in power-down mode. The power consumption is 2 reducing to 1 μ ...
Page 2
... Using a REF19x as a Power Supply for the AD5620/AD5640/AD5660 ....................................................... 21 Bipolar Operation Using the AD5660 ..................................... 21 Using the AD5660 as an Isolated, Programmable Process Controller ......................................................... 22 Using the AD5620/AD5640/AD5660 with a Galvanically Isolated Interface ........................................................................ 22 Power Supply Bypassing and Grounding ................................ 23 Outline Dimensions ....................................................................... 24 Ordering Guide .......................................................................... 25 ...
Page 3
... Rev Page AD5620/AD5640/AD5660 unless otherwise noted. MIN MAX Conditions/Comments Guaranteed monotonic by design Guaranteed monotonic by design Guaranteed monotonic by design All 0s loaded to DAC register All 1s loaded to DAC register Of FSR/°C DAC code = midscale ...
Page 4
... DD 1 Temperature range is −40°C to +105°C, typical at +25°C. 2 Linearity calculated using a reduced code range: AD5660 (Code 511 to Code 65024); AD5640 (Code 128 to Code 16256); AD5620 (Code 32 to Code 4064). Output unloaded. Linearity tested with part is operated with Guaranteed by design and characterization ...
Page 5
... Rev Page AD5620/AD5640/AD5660 unless otherwise noted. MIN MAX Conditions/Comments Guaranteed monotonic by design Guaranteed monotonic by design Guaranteed monotonic by design All 0s loaded to DAC register All 1s loaded to DAC register Of FSR/°C DAC code = midscale ...
Page 6
... Temperature range is −40°C to +105°C, typical at +25°C. 3 Linearity calculated using a reduced code range: AD5660 (Code 511 to Code 65024); AD5640 (Code 128 to Code 16256); AD5620 (Code 32 to Code 4064). Output unloaded. 4 Guaranteed by design and characterization; not production tested. 2 ...
Page 7
... Maximum SCLK frequency is 30 MHz 3 5.5 V and 20 MHz SCLK SYNC MSB DIN LSB = DB0 MSB = DB23 FOR AD5660 MSB = DB15 FOR AD5620/AD5640 ) and timed from a voltage level unless otherwise noted. MIN MAX , T MIN MAX 5.5 V Unit DD 33 ...
Page 8
... AD5620/AD5640/AD5660 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 5. Parameter V to GND GND OUT V to GND GND REFOUT Digital Input Voltage to GND Operating Temperature Range Industrial Storage Temperature Range Junction Temperature (T max) J Power Dissipation SOT-23 Package (4-Layer Board) θ ...
Page 9
... SYNC goes low, it enables the input shift register and data is transferred in on the falling edges of the following clocks. The DAC is updated following the 24 AD5620/AD5640 unless SYNC is taken high before this edge. In this case, the rising edge of SYNC acts as an interrupt, and the write sequence is ignored by the DAC. ...
Page 10
... Rev Page 2.5V REFOUT T = 25°C A CODE Figure 8. DNL—AD5660-2/AD5660 2.5V REFOUT T = 25°C A CODE Figure 9. DNL—AD5640-2/AD5640 2.5V REFOUT T = 25° 500 1000 1500 2000 2500 3000 CODE Figure 10. DNL—AD5620-2/AD6520-3 3500 4000 ...
Page 11
... CODE Figure 12. INL—AD5640 1.25V REFOUT T = 25C A 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1.0 0 500 1000 1500 2000 2500 3000 CODE Figure 13. INL—AD5620-1 1 0.8 V REFOUT T = 25C A 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1.0 0 0.4 V REFOUT T = 25C A 0.3 0.2 0.1 0 – ...
Page 12
... AD5620/AD5640/AD5660 MAX INL MAX DNL 0 –2 MIN DNL –4 –6 –8 MIN INL –10 –12 –40 – TEMPERATURE (°C) Figure 17. INL Error and DNL Error vs. Temperature 0 0.2 GAIN ERROR 0 FULL SCALE ERROR –0.2 –0.4 –40 –20 ...
Page 13
... CH1 2.00V CH3 CH1 2.00V 4 5 CH3 Rev Page AD5620/AD5640/AD5660 25C A FULL-SCALE CODE CHANGE 0x0000 TO 0xFFFF OUTPUT LOADED WITH 2k AND 200pF TO GND V = 909mV/DIV OUT TIME BASE = 4s/DIV Figure 26. Full-Scale Settling Time ...
Page 14
... AD5620/AD5640/AD5660 REF V OUT 3 CH1 1.20V CH2 1.00V M100s CH3 100mV Figure 29. Power-On Reset to 0 V—AD5660-1 SCLK 1 3 CH1 2.00V M1.00s CH3 50.0mV Figure 30. Exiting Power-Down to Midscale 2.501250 2.501000 2.500750 2.500500 2.500250 2.500000 2.499750 2.499500 2.499250 2.499000 V = 2.5V REFOUT T = 25 ...
Page 15
... DAC LOADED WITH MIDSCALE 1 5s/DIV Figure 35. 0 Output Noise—AD5660-2/AD5660 1.25V REFOUT T = 25C A DAC LOADED WITH MIDSCALE 1 4s/DIV Figure 36. 0 Output Noise—AD5660-1 AD5620/AD5640/AD5660 800 T = 25C A MIDSCALE LOADED 700 600 500 400 300 V V 200 100 ...
Page 16
... DAC register. Ideally, the output should The zero-code error is always positive in the AD5620/AD5640/AD5660, because the output of the DAC cannot go below due to a combination of the offset errors in the DAC and the output amplifier. Zero-code error is expressed in mV ...
Page 17
... SCLK. The serial clock frequency can be as high as 30 MHz, making the AD5620/AD5640/AD5660 compatible with high speed DSPs. On the 16th falling clock edge (AD5620/ AD5640) or the 24th falling clock edge (AD5660), the last data bit is clocked in and the programmed function is executed, that is, a change in the DAC register contents and/or a change in the mode of operation is executed ...
Page 18
... AD5620/AD5640/AD5660 INPUT SHIFT REGISTER AD5620/AD5640 The input shift register is 16 bits wide for the AD5620/AD5640 (see Figure 40 and Figure 41). The first two bits are control bits that control which mode of operation the part is in (normal mode or any of the three power-down modes). The next 14/12 bits, respectively, are the data bits ...
Page 19
... The AD5620/AD5640/AD5660 family contains a power-on reset circuit that controls the output voltage during power-up. The AD5620/AD5640/AD5660-1-2 DAC output powers and the AD5620/AD5660-3 DAC output powers up to midscale. The output remains at this level until a valid write sequence is made to the DAC, which is useful in applications where it is important to know the state of the DAC output while the process of powering up ...
Page 20
... AD5620/AD5640/AD5660 AD5660-to-68HC11/68L11 Interface Figure 46 shows a serial interface between the AD5660 and the 68HC11/68L11 microcontroller. SCK of 68HC11/68L11 drives the SCLK of AD5660, and the MOSI output drives the serial data line of the DAC. The SYNC signal is derived from a port line (PC7). The setup conditions for correct operation of this interface are as follows: The 68HC11/68L11 should be con- figured so that its CPOL bit is 0, and its CPHA bit is 1 ...
Page 21
... for example The REF19x outputs a steady supply voltage for the AD5620/ AD5640/AD5660. If the low dropout REF195 is used, the current it needs to supply to the AD5660 is 500 μA. This is with no load on the output of the DAC ...
Page 22
... DAC is functioning. The iCoupler® provides isolation in excess of 2.5 kV. The AD5620/AD5640/AD5660 use a 3-wire serial logic interface; therefore, the ADuM1300 3-channel digital isolator provides the required isolation (see Figure 52). ...
Page 23
... The printed circuit board containing the AD5620/ AD5640/AD5660 should have separate analog and digital sections, each having its own area of the board. If the AD5620/ AD5640/AD5660 are in a system where other devices require an AGND-to-DGND connection, the connection should be made at one point only ...
Page 24
... AD5620/AD5640/AD5660 OUTLINE DIMENSIONS 1.70 1.60 1.50 PIN 1 INDICATOR 1.30 1.15 0.90 0.15 MAX 0.05 MIN IDENTIFIER 3.00 2.90 2. 3.00 2.80 2. 0.65 BSC 1.95 BSC 0.22 MAX 1.45 MAX 0.08 MIN 0.95 MIN SEATING 0.38 MAX PLANE 0.22 MIN COMPLIANT TO JEDEC STANDARDS MO-178-BA Figure 53. 8-Lead Small Outline Transistor Package [SOT-23] (RJ-8) Dimensions shown in millimeters 3.20 3.00 2.80 5. 3.20 4.90 3.00 4.65 1 2.80 4 PIN 1 0.65 BSC 0.95 15° MAX ...
Page 25
... AD5620CRM-1 −40°C to +105°C AD5620CRMZ-1 −40°C to +105°C AD5620CRM-1REEL7 −40°C to +105°C AD5620CRMZ-1REEL7 −40°C to +105°C AD5620CRM-2 −40°C to +105°C AD5620CRM-2REEL7 −40°C to +105°C AD5620CRMZ-2 −40°C to +105°C AD5620CRMZ-2REEL7 −40°C to +105°C AD5620CRM-3 − ...
Page 26
... AD5620/AD5640/AD5660 Temperature 1 Model Range AD5660ARJ-1500RL7 −40°C to +105°C AD5660ARJZ-1500RL7 −40°C to +105°C AD5660ARJ-1REEL7 −40°C to +105°C AD5660ARJZ-1REEL7 −40°C to +105°C AD5660ARJ-2500RL7 −40°C to +105°C AD5660ARJZ-2500RL7 −40°C to +105°C AD5660ARJ-2REEL7 −40°C to +105°C AD5660ARJZ-2REEL7 −40°C to +105°C AD5660ARJ-3500RL7 − ...
Page 27
... NOTES AD5620/AD5640/AD5660 Rev Page ...
Page 28
... AD5620/AD5640/AD5660 NOTES ©2005–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04539-0-12/10(F) Rev Page ...