AD5754R Analog Devices, AD5754R Datasheet
AD5754R
Specifications of AD5754R
Available stocks
Related parts for AD5754R
AD5754R Summary of contents
Page 1
... The parts offer guaranteed monotonicity, integral nonlinearity (INL) of ±16 LSB maximum, low noise, 10 μs typical settling time, and an on-chip +2.5 V reference. The AD5724R/AD5734R/AD5754R use a serial interface that operates at clock rates MHz and are compatible with DSP and microcontroller interface standards. Double buffering allows the simultaneous updating of all DACs ...
Page 2
... Absolute Maximum Ratings............................................................ 9 ESD Caution.................................................................................. 9 Pin Configuration and Function Descriptions........................... 10 Typical Performance Characteristics ........................................... 11 Terminology .................................................................................... 18 Theory of Operation ...................................................................... 20 Architecture................................................................................. 20 Serial Interface ............................................................................ 20 Load DAC ( LDAC )..................................................................... 22 Asynchronous Clear ( CLR )....................................................... 22 Configuring the AD5724R/AD5734R/AD5754R .................. 22 REVISION HISTORY 7/11—Rev Rev. E Changes and t Parameters, Table 4................................. 5/11—Rev Rev. D Changes to Configuring the AD5724R/AD5734R/ AD5754R Section ...
Page 3
... FUNCTIONAL BLOCK DIAGRAM AD5724R/AD5734R/AD5754R DV CC SDIN SCLK SYNC SDO CLR BIN/2sCOMP AD5724R 12-BIT AD5734R 14-BIT AD5754R 16-BIT 2.5V REFERENCE n INPUT DAC REGISTER A REGISTER A INPUT SHIFT REGISTER AND CONTROL INPUT DAC LOGIC REGISTER B REGISTER B INPUT DAC REGISTER C REGISTER C INPUT DAC REGISTER D ...
Page 4
... C = 200 pF, all specifications T LOAD LOAD Table 2. Parameter ACCURACY Resolution AD5754R AD5734R AD5724R Total Unadjusted Error (TUE) 2 Integral Nonlinearity (INL) AD5754R AD5734R AD5724R Differential Nonlinearity (DNL) Bipolar Zero Error 3 Bipolar Zero TC Zero-Scale Error 3 Zero-Scale TC Offset Error Offset Error TC 3 Gain Error ...
Page 5
... CC 1 For specified performance, headroom requirement is 0 INL is the relative accuracy measured from Code 512, Code 128, Code 32 for the AD5754R, AD5734R, AD5724R respectively. 3 Guaranteed by characterization; not production tested. 4 The on-chip reference is production trimmed and tested at 25°C and 85° characterized from −40°C to +85°C. ...
Page 6
... AD5724R/AD5734R/AD5754R AC PERFORMANCE CHARACTERISTICS 4 16 −4 200 pF, all specifications LOAD MIN Table 3. 2 Parameter DYNAMIC PERFORMANCE Output Voltage Settling Time Slew Rate Digital-to-Analog Glitch Energy Glitch Impulse Peak Amplitude Digital Crosstalk DAC-to-DAC Crosstalk Digital Feedthrough Output Noise 0 ...
Page 7
... INPUT WORD FOR DAC N INPUT WORD FOR DAC N DB23 UNDEFINED INPUT WORD FOR DAC N Figure 3. Daisy-Chain Timing Diagram Rev Page AD5724R/AD5734R/AD5754R DB0 ...
Page 8
... AD5724R/AD5734R/AD5754R SCLK 1 SYNC SDIN INPUT WORD SPECIFIES REGISTER TO BE READ SDO UNDEFINED Figure 4. Readback Timing Diagram Rev Page NOP CONDITION SELECTED REGISTER DATA ...
Page 9
... Exposure to absolute maximum rating conditions for extended periods may affect device reliability ESD CAUTION max – T )/θ Rev Page AD5724R/AD5734R/AD5754R ...
Page 10
... OUT OUT OUT AD5724R/ AD5734R SIG_GND OUT AD5754R SIG_GND BIN/2sCOMP 20 5 TOP VIEW DAC_GND (Not to Scale) DAC_GND SYNC 7 18 REFIN/REFOUT SCLK 8 17 SDIN SDO 9 16 LDAC GND CLR ...
Page 11
... RANGE = ± /AV = +6.5V/0V, RANGE = + –2 –4 –6 –8 0 10,000 20,000 30,000 40,000 CODE Figure 6. AD5754R Integral Nonlinearity Error vs. Code 1.5 AV /AV = +12V/0V, RANGE = +10V /AV = ±12V, RANGE = ±10V /AV = ±6.5V, RANGE = ± 1.0 AV /AV = +6.5V/0V, RANGE = + ...
Page 12
... BIPOLAR 10V MIN UNIPOLAR 10V MIN 0.8 BIPOLAR 10V MAX UNIPOLAR 10V MAX 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1.0 11.5 12.0 12.5 13.0 13.5 14.0 14.5 15.0 SUPPLY VOLTAGE (V) Figure 16. AD5754R Differential Nonlinearity Error vs. Supply Voltage 1.0 BIPOLAR 5V MIN UNIPOLAR 5V MIN 0.8 BIPOLAR 5V MAX UNIPOLAR 5V MAX 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 –1.0 5.5 6.5 7.5 8.5 9.5 10.5 11.5 12.5 13.5 14.5 15.5 16.5 SUPPLY VOLTAGE (V) Figure 17 ...
Page 13
... BIPOLAR 10V MIN 0 UNIPOLAR 10V MIN BIPOLAR 10V MAX UNIPOLAR 10V MAX –0.01 –0.02 –0.03 –0.04 11.5 12.0 12.5 13.0 13.5 14.0 14.5 15.0 SUPPLY (V) Figure 18. AD5754R Total Unadjusted Error vs. Supply Voltage 0.04 0.03 0.02 0.01 BIPOLAR 5V MIN UNIPOLAR 5V MIN BIPOLAR 5V MAX 0 UNIPOLAR 5V MAX –0.01 –0.02 –0.03 –0.04 –0.05 5.5 6.5 7.5 8.5 9.5 10.5 11.5 12.5 13.5 14.5 15.5 16.5 SUPPLY (V) Figure 19. AD5754R Total Unadjusted Error vs. Supply Voltage ...
Page 14
... AD5724R/AD5734R/AD5754R 0.010 ±5V RANGE, CODE = 0xFFFF ±10V RANGE, CODE = 0xFFFF +10V RANGE, CODE = 0xFFFF +5V RANGE, CODE = 0xFFFF 0.005 ±5V RANGE, CODE = 0x0000 ±10V RANGE, CODE = 0x0000 0 –0.005 –0.010 –0.015 –0.020 –25 –20 –15 –10 –5 0 OUTPUT CURRENT (mA) Figure 24 ...
Page 15
... LINE 73.8V CH1 1 CH1 LINE 73.8V Figure 34. REFOUT Output Noise (100 kHz Bandwidth) = ±16. CH1 Figure 35. REFOUT Output Noise (0 Bandwidth) Rev Page AD5724R/AD5734R/AD5754R 5V CH2 500mV M 200µs CH1 2.9V Figure 33. REFOUT Turn-On Transient 10µ LINE 1µ LINE 1.2V 1.2V ...
Page 16
... /AV = +6.5V/0V, RANGE = + –5 –10 –15 –20 –25 –30 –35 0 1000 2000 3000 4000 CODE Figure 37. AD5754R Total Unadjusted Error vs. Code 4 AV /AV = +12V/0V, RANGE = +10V /AV = ±12V, RANGE = ±10V /AV = ±6.5V, RANGE = ± /AV = +6.5V/0V, RANGE = +5V DD ...
Page 17
... TEMPERATURE (°C) Figure 42. Reference Output Voltage vs. Temperature (−40°C to+ 85°C) 2.50120 2.50100 2.50080 2.50060 2.50040 2.50020 2.50000 2.49980 Figure 43. Reference Output Voltage vs. Temperature (0°C to 85°C) Rev Page AD5724R/AD5734R/AD5754R 20 DEVICES SHOWN TEMPERATURE (°C) 80 ...
Page 18
... A typical DNL vs. code plot can be seen in Figure 9. Monotonicity A DAC is monotonic if the output either increases or remains constant for increasing digital input code. The AD5724R/ AD5734R/AD5754R are monotonic over their full operating temperature range. Bipolar Zero Error Bipolar zero error is the deviation of the analog output from the ...
Page 19
... LDAC low and monitoring the output of another DAC. The energy of the glitch is expressed in nV-sec. AD5724R/AD5734R/AD5754R Voltage Reference TC Voltage reference measure of the change in the reference output voltage with a change in temperature. The reference TC ...
Page 20
... V to ±16 addition, the parts have software-selectable output ranges +10 V, +10.8 V, ±5 V, ±10 V, and ±10.8 V. Data is written to the AD5724R/AD5734R/ AD5754R in a 24-bit word format via a 3-wire serial interface. The devices also offer an SDO pin to facilitate daisy chaining or readback. ...
Page 21
... Therefore, the total number of clock cycles must equal 24 × N, where N is the total number of AD5724R/AD5734R/AD5754R devices in the chain. When the serial transfer to all devices is complete, SYNC is taken high. This latches the input data in each device in the daisy chain and prevents any further data from being clocked into the input shift register ...
Page 22
... TRANSFER FUNCTION Table 8 to Table 16 show the relationships of the ideal input code to output voltage for the AD5754R, AD5734R, and AD5724R for all output voltage ranges. For unipolar output ranges, the data coding is straight binary. For bipolar output ranges, the data coding is user selectable via the BIN/ 2sCOMP pin and can be either offset binary or twos complement ...
Page 23
... Ideal Output Voltage to Input Code Relationship—AD5754R Table 8. Bipolar Output, Offset Binary Coding Digital Input MSB LSB ±5 V Output Range 1111 1111 1111 1111 +2 × REFIN × (32,767/32,768) 1111 1111 1111 1110 +2 × REFIN × (32,766/32,768) … … … ...
Page 24
... AD5724R/AD5734R/AD5754R Ideal Output Voltage to Input Code Relationship—AD5734R Table 11. Bipolar Output, Offset Binary Coding Digital Input MSB LSB 11 1111 1111 1111 11 1111 1111 1110 … … … … 10 0000 0000 0001 10 0000 0000 0000 01 1111 1111 1111 … … … … ...
Page 25
... REFIN × (1/4096) 0000 0000 0000 0 V AD5724R/AD5734R/AD5754R Analog Output ±10 V Output Range +4 × REFIN × (2047/2048) +4 × REFIN × (2046/2048) … +4 × REFIN × (1/2048 −4 × REFIN × (1/2048) … −4 × REFIN × (2046/2048) − ...
Page 26
... The input register is 24 bits wide and consists of a read/write bit ( reserved bit (zero) which must always be set to 0, three register select bits (REG1, REG2, REG3), three DAC address bits (A2, A1, A0), and 16 data bits (data). The register data is clocked in MSB first on the SDIN pin. Table 17 shows the register format, while write registers. Table 17. AD5754R Input Register Format MSB DB23 DB22 DB21 R/ W ...
Page 27
... The DAC register is addressed by setting the three REG bits to 000. The DAC address bits select the DAC channel which the data transfer is to take place (see Table 18). The data bits are in positions DB15 to DB0 for the AD5754R (see Table 19), DB15 to DB2 for the AD5734R (see Table 20), and DB15 to DB4 for the AD5724R (see Table 21) ...
Page 28
... AD5724R/AD5734R/AD5754R CONTROL REGISTER The control register is addressed by setting the three REG bits to 011. The value written to the address and data bits determines the control function selected. The control register options are shown in Table 24 and Table 25. Table 24. Programming the Control Register MSB ...
Page 29
... The power control register is addressed by setting the three REG bits to 010. This register allows the user to control and determine the power and thermal status of the AD5724R/AD5734R/AD5754R. The power control register options are shown in Table 27 and Table 28. Table 27. Programming the Power Control Register ...
Page 30
... G1 G2 Figure 48. Analog Output Control Circuitry POWER-DOWN MODE Each DAC channel of the AD5724R/AD5734R/AD5754R can be individually powered down. By default, all channels are in power-down mode. The power status is controlled by the power control register (see Table 27 and Table 28 for details). When a channel is in power-down mode its output pin is clamped to ground through a resistance of approximately 4 kΩ ...
Page 31
... Design the printed circuit board on which the AD5724R/AD5734R/AD5754R are mounted so that the analog and digital sections are separated and confined to certain areas of the board. If the AD5724R/AD5734R/ AD5754R are in a system which multiple devices require an AGND-to- DGND connection, the connection should be made at one point only ...
Page 32
... Figure 51. 24-Lead Thin Shrink Small Outline Package, Exposed Pad [TSSOP_EP] ORDERING GUIDE 1 Model Resolution AD5724RBREZ 12 AD5724RBREZ-REEL7 12 AD5734RBREZ 14 AD5734RBREZ-REEL7 14 AD5754RBREZ 16 AD5754RBREZ-REEL7 16 EVAL-AD5754REBZ RoHS Compliant Part. ©2009–2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. 13 4.50 EXPOSED 4.40 (Pins Up) 4.30 6.40 BSC 12 BOTTOM VIEW 1.05 1.00 8° ...