AD7859 Analog Devices, AD7859 Datasheet - Page 11
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7859
Manufacturer Part Number
AD7859
Description
3 V to 5 V Single Supply, 200 kSPS 8-Channel, 12-Bit, Parallel Sampling ADCs
Manufacturer
Analog Devices
Datasheet
1.AD7859.pdf
(28 pages)
Specifications of AD7859
Resolution (bits)
12bit
# Chan
8
Sample Rate
200kSPS
Interface
Byte,Par
Analog Input Type
SE-Bip,SE-Uni
Ain Range
(Vref) p-p,Uni (Vref)
Adc Architecture
SAR
Pkg Type
LCC,QFP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7859AP
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7859APZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD7859APZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD7859ASZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7859ASZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7859ASZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD7859BS
Manufacturer:
AD
Quantity:
1 831
Part Number:
AD7859BSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7859LAS
Manufacturer:
ADI
Quantity:
586
Part Number:
AD7859LASZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
REV. A
STATUS REGISTER
The arrangement of the status register is shown below. The status register is a read-only register and contains 16 bits of data. The
status register is selected by first writing to the control register and putting two 1s in RDSLT1 and RDSLT0. The function of the
bits in the status register are described below. The power-up status of all bits is 0.
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Mnemonic
ZERO
ZERO
SGL/DIFF
CHSLT2
CHSLT1
CHSLT0
PMGT1
PMGT0
ONE
ONE
AMODE
BUSY
CALMD
CALSLT1
CALSLT0
STCAL
MSB
ZERO
ONE
Comment
These two bits are always 0.
Single/Differential Bit.
Channel Selection Bits. These bits, in conjunction with the SGL/DIFF bit, determine which channel has
been selected for conversion. Please refer to Table IIIa and Table IIIb.
Power Management Bits. These bits along with the SLEEP pin indicate if the part is in a power-down
mode or not. See Table VI in Power-Down Section for description.
Both these bits are always 1.
Analog Mode Bit. This bit is used along with SGL/DIFF and CHSLT2 – CHSLT0 to determine the
AIN(+) and AIN(–) inputs to the track and hold circuitry and the analog conversion mode (unipolar or bi-
polar). Please see Table III for details.
Conversion/Calibration BUSY Bit. When this bit is a 1, there is a conversion or a calibration in progress.
When this bit is a zero, there is no conversion or calibration in progress.
Calibration Mode Bit. A 0 in this bit indicates a self-calibration is selected, and a 1 in this bit indicates a
system calibration is selected (see Table IV).
Calibration Selection Bits. The CALSLT1 and CALSLT0 bits indicate which of the calibration
registers are addressed for reading and writing (see section on the Calibration Registers for more details).
Start Calibration Bit. The STCAL bit is a 1 if a calibration is in progress and a 0 if there is no calibration in
progress.
ZERO
ONE
STATUS REGISTER BIT FUNCTION DESCRIPTION
Figure 4. Flowchart for Reading the Status Register
SGL/DIFF
AMODE
CHSLT2
WRITE TO CONTROL REGISTER
SETTING RDSLT0 = RDSLT1 = 1
BUSY
READ STATUS REGISTER
–11–
START
CHSLT1
CALMD
CALSLT1
CHSLT0
CALSLT0
PMGT1
AD7859/AD7859L
PMGT0
STCAL
LSB