AD7865 Analog Devices, AD7865 Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/0/56/analog_devices_sml.jpg)
AD7865
Manufacturer Part Number
AD7865
Description
Fast, Low-Power, 4-Channel, Simultaneous Sampling, 14-bit ADC
Manufacturer
Analog Devices
Datasheet
1.AD7865.pdf
(19 pages)
Specifications of AD7865
Resolution (bits)
14bit
# Chan
4
Sample Rate
350kSPS
Interface
Par
Analog Input Type
SE-Bip,SE-Uni
Ain Range
Bip 10V,Bip 2.5V,Bip 5.0V,Uni 2.5V,Uni 5.0V
Adc Architecture
SAR
Pkg Type
QFP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7865-YSZ-1
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7865ARSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7865AS-1
Manufacturer:
ADI
Quantity:
885
Part Number:
AD7865AS-1
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7865AS-2
Manufacturer:
AD
Quantity:
1 831
Part Number:
AD7865AS-2
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7865AS-3
Manufacturer:
AD
Quantity:
1 831
Company:
Part Number:
AD7865AS-3
Manufacturer:
ADI
Quantity:
200
Company:
Part Number:
AD7865ASZ-1
Manufacturer:
ADI
Quantity:
341
Company:
Part Number:
AD7865ASZ-1
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7865ASZ-1
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7865ASZ-1REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD7865ASZ-2
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Company:
Part Number:
AD7865ASZ-2REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
AD7865
TIMING CHARACTERISTICS
Parameter
t
t
t
t
t
t
Read Operation
Write Operation
External Clock
NOTES
1
2
3
4
5
Specifications subject to change without notice.
Sample tested at 25°C to ensure compliance. All input signals are measured with tr = tf = 1 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.
See Figures 6, 7 and 8.
Refer to the Standby Mode Operation section. The MAX specification of 1 µs is valid when using a 0.1 µF decoupling capacitor on the V
Measured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.
These times are derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then
CONV
ACQ
BUSY
WAKE-UP
1
2
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
4
5
—External V
REF
3
A, B, Y Versions
2.4
3.2
0.35
No. of Channels
× (t
1
35
70
0
0
35
35
40
5
30
15
120
180
70
15
0
20
0
0
5
5
200
CONV
1, 2
)
(V
T
MIN
TO OUTPUT
DD
to T
= 5 V
MAX
PIN
Unit
µs max
µs max
µs max
µs max
µs max
ns min
ns min
ns min
ns min
ns min
ns max
ns max
ns min
ns max
ns min
ns min
ns max
ns max
ns max
ns min
ns min
ns min
ns min
ns min
ns min
ns min
unless otherwise noted.)
5%, AGND = DGND = 0 V, V
50pF
1.6mA
400 A
Conversion Time, Internal Clock
Conversion Time, External Clock (5 MHz)
Acquisition Time
STBY Rising Edge to CONVST Rising Edge
CONVST Pulsewidth
CONVST Rising Edge to BUSY Rising Edge
CS to RD Setup Time
CS to RD Hold Time
EOC Pulsewidth
RD Rising Edge to FRSTDATA Edge (Rising or Falling)
EOC Falling Edge to FRSTDATA Falling Delay
EOC to RD Delay
WR Pulsewidth
CS to WR Setup Time
WR to CS Hold Time
Input Data Hold Time
CONVST Falling Edge to CLK Rising Edge
Test Conditions/Comments
Selected Number of Channels Multiplied by t
Read Pulsewidth
Data Access Time after Falling Edge of RD, V
Data Access Time after Falling Edge of RD, V
Bus Relinquish Time after Rising Edge of RD
Time Between Consecutive Reads
Input Data Setup Time of Rising Edge of WR
1.6V
REF
= Internal, Clock = Internal; all specifications
REF
pin.
CONV
DRIVE
DRIVE
= 5 V
= 3 V