AD9865 Analog Devices, AD9865 Datasheet - Page 38
AD9865
Manufacturer Part Number
AD9865
Description
10-Bit Broadband Modem Mixed Signal Front End (MxFE®)
Manufacturer
Analog Devices
Datasheet
1.AD9865.pdf
(48 pages)
Specifications of AD9865
Resolution (bits)
10bit
# Chan
1
Sample Rate
80MSPS
Interface
Par
Analog Input Type
Diff-Uni
Ain Range
6.3 V p-p,8 mV p-p
Adc Architecture
Pipelined
Pkg Type
CSP
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
AD9865BCP
Manufacturer:
MxFE
Quantity:
319
Part Number:
AD9865BCP
Manufacturer:
MXFE
Quantity:
20 000
Part Number:
AD9865BCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9865
at OSCIN (or RXCLK) can be determined upon power up. Also,
this clock has near 50% duty cycle, because it is derived from
the VCO. As a result, CLKOUT1 should be selected before
CLKOUT2 as the primary source for system clock distribution.
CLKOUT2 is a divided version of the reference frequency, f
and can be set to be a submultiple integer of f
where L = 0, 1, or 2). With L set to 0, the output of CLKOUT2 is
a delayed version of the signal appearing at OSCIN, exhibiting
the same duty cycle characteristics. With L set to 1 or 2, the
output of CLKOUT2 is a divided version of the OSCIN signal,
exhibiting a near 50% duty cycle, but without having a determi-
nistic phase relationship relative to CLKOUT1 (or RXCLK).
OSCIN
(f
OSCIN
/2
L
,
OSCIN
Rev. A | Page 38 of 48
,
Table 22. SPI Registers for CLK Synthesizer
Address (Hex)
0x04
0x06
Bit
(4)
(3:2)
(1:0)
(7:6)
(5)
(4)
(3:2)
(1)
(0)
Description
ADC CLK from PLL
PLL divide factor (P)
PLL multiplication factor (M)
CLKOUT2 divide number
CLKOUT2 invert
CLKOUT2 disable
CLKOUT1 divide number
CLKOUT1 invert
CLKOUT1 disable