AD7657 Analog Devices, AD7657 Datasheet

no-image

AD7657

Manufacturer Part Number
AD7657
Description
250 kSPS, 6-Channel, Simultaneous Sampling, Bipolar, 14-Bit A/D Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD7657

Resolution (bits)
14bit
# Chan
6
Sample Rate
250kSPS
Interface
Par,Ser,SPI
Analog Input Type
SE-Bip
Ain Range
Bip (Vref) x 2,Bip (Vref) x 4,Bip 10V,Bip 5.0V
Adc Architecture
SAR
Pkg Type
QFP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7657BSTZ
Manufacturer:
ADI
Quantity:
225
Part Number:
AD7657BSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7657BSTZ-1
Manufacturer:
Analog Devices Inc
Quantity:
135
Part Number:
AD7657BSTZ-1
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7657BSTZ-1
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7657BSTZ-1-RL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7657BSTZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7657YSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
AD7657YSTZ-1
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
6 independent ADCs
True bipolar analog inputs
Pin-/software-selectable ranges: ±10 V, ±5 V
Fast throughput rate: 250 kSPS
iCMOS process technology
Low power
Wide input bandwidth
On-chip reference and reference buffers
Parallel, serial, and daisy-chain interface modes
High speed serial interface
Standby mode: 100 μW maximum
64-lead LQFP
APPLICATIONS
Power line monitoring systems
Instrumentation and control systems
Multi-axis positioning systems
GENERAL DESCRIPTION
The AD7656/AD7657/AD7658
fast, low power, successive approximation ADCs all in the one
package that is designed on the iCMOS™ process (industrial
CMOS). iCMOS is a process combining high voltage silicon
with submicron CMOS and complementary bipolar technol-
ogies. It enables the development of a wide range of high
performance analog ICs, capable of 33 V operation in a
footprint that no previous generation of high voltage parts
could achieve. Unlike analog ICs using conventional CMOS
processes, iCMOS components can accept bipolar input signals
while providing increased performance, which dramatically
reduces power consumption and package size.
The AD7656/AD7657/AD7658 feature throughput rates up
to 250 kSPS. The parts contain low noise, wide bandwidth,
track-and-hold amplifiers that can handle input frequencies
up to 12 MHz.
1
Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
Protected by U.S. Patent No. 6,731,232.
86.5 dB SNR at 50 kHz input frequency
SPI-/QSPI™-/MICROWIRE™-/DSP-compatible
140 mW at 250 kSPS with 5 V supplies
1
contain six 16-/14-/12-bit,
Sampling, Bipolar 16-/14-/12-Bit ADC
250 kSPS, 6-Channel, Simultaneous
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
V1
V2
V3
V4
V5
V6
The conversion process and data acquisition are controlled
using CONVST signals and an internal oscillator. Three
CONVST pins allow independent, simultaneous sampling of
the three ADC pairs. The AD7656/AD7657/AD7658 all have
a high speed parallel and serial interface, allowing the devices
to interface with microprocessors or DSPs. In serial interface
mode, the parts have a daisy-chain feature that allows multiple
ADCs to connect to a single serial interface. The AD7656/
AD7657/AD7658 can accommodate true bipolar input signals
in the ±4 × V
AD7657/AD7658 also contain an on-chip 2.5 V reference.
PRODUCT HIGHLIGHTS
1.
2.
3.
Six 16-/14-/12-bit, 250 kSPS ADCs on board.
Six true bipolar, high impedance analog inputs.
Parallel and high speed serial interfaces.
T/H
T/H
T/H
T/H
T/H
T/H
V
V
SS
DD
REF
AD7656/AD7657/AD7658
BUF
BUF
BUF
FUNCTIONAL BLOCK DIAGRAM
REF
range and ±2 × V
16-/14-/12-BIT SAR
16-/14-/12-BIT SAR
16-/14-/12-BIT SAR
16-/14-/12-BIT SAR
16-/14-/12-BIT SAR
16-/14-/12-BIT SAR
©2006–2010 Analog Devices, Inc. All rights reserved.
CLK
OSC
CONVST A
Figure 1.
CONVST B CONVST C
CONTROL
LOGIC
AD7656/AD7657/AD7658
AGND
REF
range. The AD7656/
DGND
DRIVERS
DRIVERS
DRIVERS
DRIVERS
OUTPUT
OUTPUT
OUTPUT
OUTPUT
AV
CC
www.analog.com
DV
CC
DOUT A
CS
SER/PAR
V
STBY
SCLK
DOUT B
DOUT C
DATA/
CONTROL
LINES
RD
WR
DRIVE

Related parts for AD7657

AD7657 Summary of contents

Page 1

... ADCs to connect to a single serial interface. The AD7656/ AD7657/AD7658 can accommodate true bipolar input signals in the ±4 × V range and ±2 × V REF AD7657/AD7658 also contain an on-chip 2.5 V reference. PRODUCT HIGHLIGHTS 1. Six 16-/14-/12-bit, 250 kSPS ADCs on board. 2. Six true bipolar, high impedance analog inputs. ...

Page 2

... ADC Transfer Function ............................................................. 21 Reference Section ....................................................................... 21 Typical Connection Diagram ................................................... 21 Driving the Analog Inputs ........................................................ 22 Interface Section ......................................................................... 22 Application Hints ........................................................................... 29 Layout .......................................................................................... 29 Power Supply Configuration .................................................... 29 Outline Dimensions ....................................................................... 30 Ordering Guide .......................................................................... 30 4/06—Rev Rev. A Added AD7657/AD7658 parts ......................................... Universal Changes to Table 1 ............................................................................. 3 Changes to Table 5 .......................................................................... 10 3/06—Revision 0: Initial Version Rev Page ...

Page 3

... V min/max 150 150 ppm typ 25 25 ppm/°C max 6 6 ppm/°C typ Rev Page AD7656/AD7657/AD7658 = 2 5.25 V; DRIVE = 16 − −16 Test Conditions/Comments kHz sine wave ± ± ± ...

Page 4

... AD7656/AD7657/AD7658 Parameter LOGIC INPUTS Input High Voltage (V ) INH Input Low Voltage (V ) INL Input Current ( Input Capacitance ( LOGIC OUTPUTS Output High Voltage ( Output Low Voltage ( Floating-State Leakage Current 3 Floating-State Output Capacitance Output Coding CONVERSION RATE Conversion Time 2, 3 Track-and-Hold Acquisition Time ...

Page 5

... DRIVE 0.3 × V 0.3 × max DRIVE DRIVE ±1 ±1 μA max max Rev Page AD7656/AD7657/AD7658 = 2 5.25 V; DRIVE = 16 − −16 Test Conditions/Comments kHz sine wave kHz kHz f on unselected channels up to 100 kHz IN @ − ...

Page 6

... AD7656/AD7657/AD7658 Parameter LOGIC OUTPUTS Output High Voltage ( Output Low Voltage ( Floating-State Leakage Current Floating-State Output Capacitance 3 Output Coding CONVERSION RATE Conversion Time Track-and-Hold Acquisition Time 2, 3 Throughput Rate POWER REQUIREMENTS DRIVE I TOTAL Normal Mode (Static) ...

Page 7

... DRIVE 0.3 × V 0.3 × max DRIVE DRIVE ±1 ±1 μA max max Rev Page AD7656/AD7657/AD7658 = 2 5.25 V; DRIVE = 16 − −16 Test Conditions/Comments kHz sine wave kHz kHz f on unselected channels up to 100 kHz IN @ − ...

Page 8

... AD7656/AD7657/AD7658 Parameter LOGIC OUTPUTS Output High Voltage ( Output Low Voltage ( Floating-State Leakage Current Floating-State Output Capacitance 3 Output Coding CONVERSION RATE Conversion Time Track-and-Hold Acquisition Time 2, 3 Throughput Rate POWER REQUIREMENTS DRIVE I TOTAL Normal Mode (Static) ...

Page 9

... C L 25pF 200µ Figure 2. Load Circuit for Digital Output Timing Specification Rev Page AD7656/AD7657/AD7658 = 2.5 V internal/external, REF Description Conversion time, internal clock Minimum quiet time required between bus relinquish and start of next conversion Acquisition time Minimum CONVST low pulse ...

Page 10

... AD7656/AD7657/AD7658 ABSOLUTE MAXIMUM RATINGS T = 25°C, unless otherwise noted. A Table 5. Parameter V to AGND, DGND AGND, DGND AGND, DGND DGND, AGND CC AGND to DGND V to DGND DRIVE 1 Analog Input Voltage to AGND Digital Input Voltage to DGND ...

Page 11

... Nominally at the same supply as the supply of the host interface. This pin should be decoupled to DGND, and 10 μF and 100 nF decoupling capacitors should be placed on the V Digital Ground. This is the ground reference point for all digital circuitry on the AD7656/AD7657/AD7658. Both DGND pins should connect to the DGND plane of a system. The DGND and AGND voltages should ideally be at the same potential and must not be more than 0 ...

Page 12

... BUSY Output. This pin transitions high when a conversion is started and remains high until the conversion is complete and the conversion data is latched into the output data registers. A new conversion should not be initiated on the AD7656/AD7657/AD7658 when the BUSY signal is high. Reference Input/Output. The on-chip reference is available on this pin for use external to the AD7656/AD7657/AD7658 ...

Page 13

... When CS and RD are low, these pins are used to output the conversion result. When CS and WR are low, these pins are used to write to the control register. When SER/PAR = 1, these pins should be tied to DGND. For the AD7657, DB15 contains a leading zero. For the AD7658, DB15, DB13, and DB12 contain leading zeros. ...

Page 14

... CODE Figure 8. AD7657 Typical INL 2 DRIVE ±12V 1 1.2 0.8 0.4 0 –0.4 –0.8 –1.2 –1.6 –2.0 0 2000 4000 6000 8000 10000 12000 14000 16383 CODE Figure 9. AD7657 Typical DNL 60k 65535 /V = +5V DRIVE ...

Page 15

... +5V –60 DRIVE /V = ±12V DD SS –70 –80 –90 –100 –110 –120 1000 10 Figure 15. AD7656 THD vs. Input Frequency for Various Source Impedances, Rev Page AD7656/AD7657/AD7658 f = 250kSPS SAMPLE INTERNAL REFERENCE T = 25° / + DRIVE ±5.25V DD SS ±5V RANGE ...

Page 16

... AD7656/AD7657/AD7658 2.510 DRIVE ±12V DD SS 2.508 2.506 2.504 2.502 2.500 2.498 2.496 2.494 2.492 –55 –35 – TEMPERATURE (°C) Figure 16. Reference Voltage vs. Temperature 3.20 3.15 3.10 3.05 3.00 2.95 2.90 2.85 2.80 2.75 2.70 –55 –35 – TEMPERATURE (°C) Figure 17. Conversion Time vs. Temperature 3500 3212 3000 ...

Page 17

... FREQUENCY OF INPUT NOISE (kHz) Figure 22. Channel-to-Channel Isolation 120 140 –40 Rev Page AD7656/AD7657/AD7658 ±10V RANGE ±5V RANGE DRIVE f = 250kSPS SAMPLE FOR ±5V RANGE ±12V DD SS FOR ±10V RANGE ± ...

Page 18

... The AD7656/AD7657/AD7658 are tested using the CCIF standard in which two input frequencies near the top end of the input bandwidth are used. In this case, the second-order terms are ...

Page 19

... Figure 19 shows the power supply rejection ratio vs. supply ripple frequency for the AD7656/AD7657/AD7658. The power supply rejection ratio is defined as the ratio of the power in the ADC output at full-scale frequency the power of a 200 mV p-p sine wave applied to the ADC’s V and V supplies of frequency f ...

Page 20

... RANGE pin/RNGx bit is 0, the analog input range for the next conversion is ±4 × V Figure 24 shows an equivalent circuit of the analog input structure of the AD7656/AD7657/AD7658. The two diodes, D1 and D2, provide ESD protection for the analog inputs. Care must be taken to ensure that the analog input signal never exceeds the ...

Page 21

... The three internal reference buffers are enabled. Each of the REFCAP pins are decoupled with the 10 μF and 100 nF capacitor pair. Six of the AV ADC cores on the AD7656/AD7657/AD7658 and result, are used for the conversion process. Each analog input pin is surrounded ...

Page 22

... The AD7656/AD7657/AD7658 consist of six 16-/14-/12-bit ADCs, respectively. A simultaneous sample of all six ADCs can be performed by connecting all three CONVST pins together, CONVST A, CONVST B, and CONVST C. The AD7656/AD7657/ AD7658 need to see a CONVST pulse to initiate a conversion; this should consist of a falling CONVST edge followed by a rising CONVST edge ...

Page 23

... V1, V2, V5, and V6. The conversion results are output in ascending order. For the AD7657, DB15 and DB14 contain two leading zeros and DB[13:0] output the 14-bit conversion result. For the AD7658, DB[15:12] contain four leading zeros, and DB[11:0] output the 12-bit conversion result ...

Page 24

... ADC pair. DB12 to DB10 in the control register are used to program the range on each ADC pair. After a reset occurs on the AD7656/AD7657/AD7658, the control register contains all zeros. The CONVST A signal is used to initiate a simultaneous conversion on the combination of channels selected via the control register ...

Page 25

... AD7656 consists of 16 bits of conversion data provided MSB first. The data stream for the AD7657 consists of two leading zeros followed by 14 bits of conversion data MSB first. The data stream for the AD7658 consists of four leading zeros and 12 bits of conversion data provided MSB first ...

Page 26

... AD7656/AD7657/AD7658 CONVST A, CONVST B, CONVST C BUSY CS SCLK DOUT A DOUT B DOUT C CS SCLK DOUT A DOUT CONVST A, CONVST B, t CONVERT CONVST C t BUSY ACQUISITION CONVERSION CS SCLK DOUT A, DOUT B, DOUT CONVERT ACQ Figure 30. Serial Interface with Three DOUT Lines Figure 31 ...

Page 27

... AD7656/AD7657/ D7658 devices in daisy-chain mode. The CS falling edge is used to frame the serial transfer from the AD7656/AD7657/AD7658 devices, to take the bus out of three- state, and to clock out the MSB of the first conversion result. In the example shown in ...

Page 28

... MSB V1 DEVICE 1, DOUT B MSB V3 DEVICE 1, DOUT C MSB V5 DEVICE 2, DOUT A MSB V1 DEVICE 2, DOUT B MSB V3 DEVICE 2, DOUT C MSB V5 CONVST DOUT A DCIN A DOUT A DCIN B DOUT B DOUT B AD7656/AD7657/AD7658 CS SCLK CS DCEN = 1 DEVICE 1 Figure 33. Daisy-Chain Configuration LSB V1 MSB V2 LSB V2 MSB V5 LSB V3 MSB V4 LSB V4 MSB V6 ...

Page 29

... AD7657/AD7658 pin configuration easily facilitates this. For the AD7656, decouple each pair with a 100 μF capacitor; for the AD7657, decouple each pair with a 33 μF capacitor; for the AD7658, decouple each pair with a 22 μF capacitor. For this minimum decoupling configuration, all other supply and reference pins should be decoupled with a 10 μ ...

Page 30

... The EVAL-CONTROL BRD2Z is a complete unit allowing control and communicate with all Analog Devices evaluation boards ending in the CB designators. To order a complete evaluation kit, the particular ADC evaluation board, for example, EVAL-AD7656/AD7657/AD7658CBZ, the EVAL-CONTROL BRD2Z and transformer must be ordered. See the relevant evaluation board technical note for more information. ...

Page 31

... NOTES AD7656/AD7657/AD7658 Rev Page ...

Page 32

... AD7656/AD7657/AD7658 NOTES ©2006–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05020-0-8/10(C) Rev Page ...

Related keywords