ATtiny85 Automotive Atmel Corporation, ATtiny85 Automotive Datasheet - Page 143
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
ATtiny85 Automotive
Manufacturer Part Number
ATtiny85 Automotive
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT90CAN128_AUTOMOTIVE.pdf
(225 pages)
2.ATTINY25_AUTOMOTIVE.pdf
(7 pages)
3.ATTINY25_AUTOMOTIVE.pdf
(196 pages)
Specifications of ATtiny85 Automotive
Flash (kbytes)
8 Kbytes
Pin Count
8
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
3
Hardware Qtouch Acquisition
No
Max I/o Pins
6
Ext Interrupts
6
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
4
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 125
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
5
Pwm Channels
6
32khz Rtc
No
Calibrated Rc Oscillator
Yes
- AT90CAN128_AUTOMOTIVE PDF datasheet
- ATTINY25_AUTOMOTIVE PDF datasheet #2
- ATTINY25_AUTOMOTIVE PDF datasheet #3
- Current page: 143 of 225
- Download datasheet (4Mb)
18.6
18.6.1
18.6.2
7701E–AVR–02/11
Changing Channel or Reference Selection
ADC Input Channels
ADC Voltage Reference
The MUX5:0 and REFS1:0 bits in the ADMUX register are single-buffered through a tempo-
rary register to which the CPU has random access. This ensures that the channel and
reference selection only takes place at a safe point during the conversion. The channel and
reference selection is continuously updated until a conversion is started. Once the conversion
starts, the channel and reference selection is locked to ensure a sufficient sampling time for
the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion
completes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising
ADC clock edge after ADSC is written. The user is thus advised not to write new channel or
reference selection values to ADMUX until one ADC clock cycle after ADSC is written.
If auto triggering is used, the exact time of the triggering event can be indeterministic. Special
care must be taken when updating the ADMUX register in order to control which conversion
will be affected by the new setting.
If both ADATE and ADEN are written to logical one, an interrupt event can occur at any time. If
the ADMUX register is changed in this period, the user cannot tell if the next conversion is
based on the old or the new setting. The ADMUX register can be safely updated in the follow-
ing ways:
When updating the ADMUX register in one of these conditions, the new setting will affect the
next ADC conversion.
When changing channel selections, the user should observe the following guidelines to ensure
that the correct channel is selected:
In single-conversion mode, always select the channel before starting the conversion. The
channel selection may be changed one ADC clock cycle after writing logical one to ADSC.
However, the simplest method is to wait for the conversion to complete before changing the
channel selection.
In free running mode, always select the channel before starting the first conversion. The chan-
nel selection may be changed one ADC clock cycle after writing logical one to ADSC.
However, the simplest method is to wait for the first conversion to complete, and then change
the channel selection. Because the next conversion has already started automatically, the
next result will reflect the previous channel selection. Subsequent conversions will reflect the
new channel selection.
The reference voltage for the ADC (V
gle-ended channels that exceed V
as either V
after switching the reference voltage source may be inaccurate, and the user is advised to dis-
card this result.
a. When ADATE or ADEN is cleared.
b. During conversion, minimum one ADC clock cycle after the trigger event.
c. After a conversion, before the Interrupt Flag used as the trigger source is cleared.
CC
, internal 1.1V reference, or external AREF pin. The first ADC conversion result
Atmel ATtiny24/44/84 [Preliminary]
REF
will result in codes close to 0x3FF. V
REF
) indicates the conversion range for the ADC. Sin-
REF
can be selected
143
Related parts for ATtiny85 Automotive
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATTINY85-20SU](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
IC AVR MCU 8K 20MHZ 8SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY85-20MU](/photos/6/87/68751/313-20-qfn_tmb.jpg)
Part Number:
Description:
IC MCU AVR 8K FLASH 20MHZ 20-QFN
Manufacturer:
Atmel
Datasheet:
![ATTINY85-20PU](/photos/6/50/65033/313-8-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 8K 20MHZ 8DIP
Manufacturer:
Atmel
Datasheet:
![ATTINY85-15ST1](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
MCU AVR 8K FLASH 15MHZ 8-SOIC
Manufacturer:
Atmel
Datasheet:
![ATtiny85](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATTINY85-20SUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 8KB FLASH 20MHZ 8SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY85-20SH](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
IC MCU AVR 8KB FLASH 20MHZ 8SOIC
Manufacturer:
Atmel
Datasheet:
![ATTINY85-20MUR](/photos/6/87/68751/313-20-qfn_tmb.jpg)
Part Number:
Description:
MCU AVR 8KB FLASH 20MHZ 20QFN
Manufacturer:
Atmel
Datasheet:
![ATTINY85-20PI](/photos/6/50/65033/313-8-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 8K 20MHZ 8DIP
Manufacturer:
Atmel
Datasheet:
![ATTINY85-20SI](/photos/6/50/65032/453-8-soic_tmb.jpg)
Part Number:
Description:
IC AVR MCU 8K 20MHZ 8SOIC
Manufacturer:
Atmel
Datasheet: