ATmega324A Atmel Corporation, ATmega324A Datasheet - Page 156

no-image

ATmega324A

Manufacturer Part Number
ATmega324A
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega324A

Flash (kbytes)
32 Kbytes
Pin Count
44
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
32
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
3
Twi (i2c)
1
Uart
2
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega324A-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324A-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324A-CU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega324A-CUR
Manufacturer:
Atmel
Quantity:
10 000
17.11 Register Description
17.11.1
8272C–AVR–06/11
TCCR2A – Timer/Counter Control Register A
• Bits 7:6 – COM2A1:0: Compare Match Output A Mode
These bits control the Output Compare pin (OC2A) behavior. If one or both of the COM2A1:0
bits are set, the OC2A output overrides the normal port functionality of the I/O pin it is connected
to. However, note that the Data Direction Register (DDR) bit corresponding to the OC2A pin
must be set in order to enable the output driver.
When OC2A is connected to the pin, the function of the COM2A1:0 bits depends on the
WGM22:0 bit setting.
are set to a normal or CTC mode (non-PWM).
Table 17-2.
Table 17-3
mode.
Table 17-3.
Note:
Bit
(0xB0)
Read/Write
Initial Value
COM2A1
COM2A1
0
0
1
1
0
0
1
1
1. A special case occurs when OCR2A equals TOP and COM2A1 is set. In this case, the Com-
pare Match is ignored, but the set or clear is done at BOTTOM. See
page 148
shows the COM2A1:0 bit functionality when the WGM21:0 bits are set to fast PWM
COM2A1
ATmega164A/PA/324A/PA/644A/PA/1284/P
Compare Output Mode, non-PWM Mode
Compare Output Mode, Fast PWM Mode
R/W
7
0
COM2A0
COM2A0
for more details.
0
1
0
1
0
1
0
1
Table 17-2
COM2A0
R/W
6
0
Description
Normal port operation, OC0A disconnected.
Toggle OC2A on Compare Match
Clear OC2A on Compare Match
Set OC2A on Compare Match
Description
Normal port operation, OC2A disconnected.
WGM22 = 0: Normal Port Operation, OC0A Disconnected.
WGM22 = 1: Toggle OC2A on Compare Match.
Clear OC2A on Compare Match, set OC2A at BOTTOM,
(non-inverting mode).
Set OC2A on Compare Match, clear OC2A at BOTTOM,
(inverting mode).
COM2B1
shows the COM2A1:0 bit functionality when the WGM22:0 bits
R/W
5
0
COM2B0
R/W
4
0
R
3
0
(1)
R
2
0
WGM21
R/W
1
0
”Fast PWM Mode” on
WGM20
R/W
0
0
TCCR2A
156

Related parts for ATmega324A