AT32UC3C1512C Atmel Corporation, AT32UC3C1512C Datasheet - Page 48
![no-image](/images/manufacturer_photos/0/0/79/atmel_corporation_sml.jpg)
AT32UC3C1512C
Manufacturer Part Number
AT32UC3C1512C
Description
Manufacturer
Atmel Corporation
Datasheets
1.AT32UC3A0128.pdf
(377 pages)
2.AT32UC3A0128.pdf
(159 pages)
3.AT32UC3C0128C.pdf
(1313 pages)
4.AT32UC3C0128C.pdf
(108 pages)
Specifications of AT32UC3C1512C
Flash (kbytes)
512 Kbytes
Pin Count
100
Max. Operating Frequency
66 MHz
Cpu
32-bit AVR
# Of Touch Channels
32
Hardware Qtouch Acquisition
No
Max I/o Pins
81
Ext Interrupts
100
Usb Transceiver
1
Quadrature Decoder Channels
2
Usb Speed
Full Speed
Usb Interface
Device + OTG
Spi
7
Twi (i2c)
3
Uart
5
Can
2
Lin
5
Ssc
1
Ethernet
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
4
Dac Resolution (bits)
12
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
68
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 85
I/o Supply Class
3.0 to 3.6 or 4.5 to 5.5
Operating Voltage (vcc)
3.0 to 3.6 or 4.5 to 5.5
Fpu
Yes
Mpu / Mmu
Yes / No
Timers
6
Output Compare Channels
22
Input Capture Channels
12
Pwm Channels
19
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT32UC3C1512C
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT32UC3C1512C-AUR
Manufacturer:
Atmel
Quantity:
1 402
Part Number:
AT32UC3C1512C-AUR
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT32UC3C1512C-AZR
Manufacturer:
ATMEL
Quantity:
1 000
Company:
Part Number:
AT32UC3C1512C-AZT
Manufacturer:
ATMEL
Quantity:
1 000
Part Number:
AT32UC3C1512C-AZT
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
AT32UC3C1512C-U
Manufacturer:
ATMEL
Quantity:
997
Part Number:
AT32UC3C1512C-Z
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
5.3.3
5.3.3.1
5.3.3.2
5.3.3.3
48
AVR32
MMU exception handling
ITLB / DTLB Multiple Hit
ITLB / DTLB Miss
ITLB / DTLB Protection Violation
This chapter describes the software actions that must be performed for MMU-related excep-
tions. The hardware actions performed by the exceptions are described in detail in
“Description of events in AVR32A” on page
If multiple matching entries are found when searching the ITLB or DTLB, this exception is
issued. This situation is a critical error, since memory consistency can no longer be guaranteed.
The exception hardware therefore jumps to the reset vector, where software should execute the
required reset code. This exception is a sign of erroneous code and is not normally generated.
The software handler should perform a normal system restart. However, debugging code may
be inserted in the handler.
This exception is issued if no matching entries are found in the TLBs, or when a matching entry
is found with the Valid bit cleared. The same actions must be performed for both exceptions, but
DTLB entries contains more control bits than the ITLB entries.
This exception is issued if the access permision bits in the matching TLB entry does not match
the privilege level the CPU is currently executing in. The exception is also issued if the MMU is
disabled or absent and non-translated areas are accessed with illegal access rights. The same
actions must be performed for both exceptions, but DTLB entries contains more control bits than
the ITLB entries.
Software must examine the TLBEAR and TLBEHI registers in order to identify the instruction
and process that caused the error. Corrective measures like terminating the process must then
be performed before returning to normal execution with rete.
1. Examine the TLBEAR and TLBEHI registers in order to identify the page that caused
2. Use the fetched page table entry to update the necessary bits in PTEHI and PTELO.
3. The TLBEHI[I] register is updated by hardware to indicate if it was a ITLB or a DTLB
4. Execute the tlbw instruction in order to update the TLB entry.
5. Finish the exception handling and return to the application by executing the rete
the fault. Use this to index the page table pointed to by PTBR and fetch the desired
page table entry.
The following bits must be updated, not all bits apply to ITLB entries: V, PFN, C, G, B,
AP[2:0], SZ[1:0], W, D.
miss. The MMUCR[IRP] and MMUCR[DRP] pointers may be updated in an IMPLE-
MENTATION DEFINED way in order to select which TLB entry to replace. The software
may override this value by writing a value directly to MMUCR[IRP] or MMUCR[DRP],
depending on which TLB to update.
instruction.
68.
Section 8.3.1
32000D–04/2011