GM5120 GMI, GM5120 Datasheet
GM5120
Available stocks
Related parts for GM5120
GM5120 Summary of contents
Page 1
... XGA/SXGA LCD Controller *** Genesis Microchip Confidential *** NOTE: Sections in this data sheet that mention HDCP apply only to the HDCP-enabled chip versions (gm5110-H and gm5120-H). All other sections apply to all chip versions (gm5110, gm5110-H, gm5120, and gm5120-H). Publication number: C5110-DAT-01C 2150 Gold Street, Alviso, P.O. Box 2150, CA USA 95002 Tel: (408) 262-6599 Fax: (408) 262-6365 165 Commerce Valley Dr ...
Page 2
... Changes to Table 22– Maximum Speed of Operation: – Renamed parameters P – Renamed parameters I – Added note (6). • Removed the clock speed column from section 6 - Ordering Information and added the ordering information for gm5110-H and gm5120-H. • Pins 143 ~ 146: changed xxx_SDDS or xxxx_SDDS to xxx_DDDS or xxxx_DDDS D5110-DAT-01C respectively • ...
Page 3
Genesis Microchip Confidential *** Genesis Microchip Inc. reserves the right to change or modify the information contained herein without notice. Please obtain the most recent revision of this document. Genesis Microchip Inc. makes no warranty for the use of ...
Page 4
Genesis Microchip Confidential *** 1. Overview ............................................................................................................................................ 1 1.1 gm5110/20 System Design Example ........................................................................................... 1 1.2 gm5110/20 Features..................................................................................................................... 2 2. gm5110/20 Pinout .............................................................................................................................. 3 3. gm5110/20 Pin List ............................................................................................................................ 4 4. Functional Description ..................................................................................................................... 10 4.1 Clock Generation ....................................................................................................................... ...
Page 5
Genesis Microchip Confidential *** 4.8.2 Horizontal and Vertical Shrink ........................................................................................... 26 4.8.3 Moiré Cancellation ............................................................................................................. 27 4.9 Bypass Options .......................................................................................................................... 27 4.10 Gamma LUT ............................................................................................................................ 27 4.11 Display Output Interface.......................................................................................................... 27 4.11.1 Display Synchronization................................................................................................... 27 4.11.2 Programming the Display ...
Page 6
Genesis Microchip Confidential *** Table 1. Analog Input Port...................................................................................................4 Table 2. DVI Input Port .......................................................................................................5 Table 3. RCLK PLL Pins .....................................................................................................5 Table 4. Analog HSYNC/VSYNC Inputs............................................................................6 Table 5. System Interface and GPIO Signals.......................................................................6 Table 6. Display Output Port ...............................................................................................7 ...
Page 7
... Figure 25. Programming the OCM in Full-Custom Configuration .......................................34 Figure 26. Factory Calibration and Test Environment ..........................................................36 Figure 27. 2-Wire Protocol Data Transfer .............................................................................38 Figure 28. 2-Wire Write Operations (0x1x and 0x2x)...........................................................38 Figure 29. 2-Wire Read Operation (0x9x and 0xAx) ............................................................39 Figure 30. gm5110/gm5120 208-pin PQFP Mechanical Drawing .......................................44 June 2002 gm5110/20 Preliminary Data Sheet List Of Figures vi ...
Page 8
... Figure 1 below shows a typical dual interface LCD monitor system based on the gm5110/20. Designs based on the gm5110/20 have reduced system cost, simplified hardware and firmware design and increased reliability because only a minimal number of components are required in the system. Analog RGB gm5110 / gm5120 DVI NVRAM Figure 1. June 2002 gm5110/20 Preliminary Data Sheet 1. OVERVIEW ...
Page 9
... ROM (configuration settings stored in NVRAM) • Programmable Output Format • Single / double wide up to XGA 75Hz output for gm5110 and up to SXGA 75Hz output for gm5120 • Pin swap, odd / even swap and red / blue group swap of RGB outputs for flexibility in board layout • ...
Page 10
... Genesis Microchip Confidential *** gm5110 and gm5120 are pin-compatible. These devices are available in a 208-pin Plastic Quad Flat Pack (PQFP) package. Figure 2 provides the pin locations for all signals. Figure 2. GPIO17 1 RVDD 2 RVSS 3 GPIO21/IRQn 4 RESETn 5 GPIO14/DDC_SCL 6 GPIO15/DDC_SDA 7 ROM_ADDR15 8 ROM_ADDR14 9 ROM_ADDR13 10 ROM_ADDR12 ...
Page 11
Genesis Microchip Confidential *** 3. GM5110/20 PIN LIST I/O Legend Analog Input Output Power, G= Ground Table 1. Pin Name No. I/O AVDD_RED 172 AP RED+ 171 AI RED- 170 AI ...
Page 12
Genesis Microchip Confidential *** Pin Name No I/O Description AVDD_IMB 173 AP Analog VDD (3.3V) for internal biasing circuits. Must be bypassed with decoupling capacitors (as close as possible to the pin). REXT 174 AI External reference resistor. An ...
Page 13
Genesis Microchip Confidential *** Table 4. Pin Name No I/O Description HSYNC 137 I ADC input horizontal sync input. [Input, Schmitt trigger (400mV typical hysteresis), 5V-tolerant] VSYNC 136 I ADC input vertical sync input. [Input, Schmitt trigger (400mV typical ...
Page 14
Genesis Microchip Confidential *** Table 6. Pin Name No I/O Description DCLK 118 O Panel output clock. [Tri-state output, Programmable Drive] DVS 117 O Panel Vertical Sync. [Tri-state output, Programmable Drive] DHS 116 O Panel Horizontal Sync. [Tri-state output, ...
Page 15
Genesis Microchip Confidential *** Table 7. Pin Name No I/O Description ROM_ADDR15 8 IO ROM address output. These pins also serve as 5V-tolerant bootstrap inputs on power up. ROM_ADDR14 9 IO ROM_ADDR13 10 IO ROM_ADDR12 11 IO ROM_ADDR11 12 ...
Page 16
Genesis Microchip Confidential *** Note that VDD pins having "_2.5" in their names should be connected to 2.5V power supplies. All other VDD pins should be connected to 3.3V power supplies. Table 9. Power Pins for ADC Sampling Clock ...
Page 17
Genesis Microchip Confidential *** A functional block diagram is illustrated below. Each of the functional units shown is described in the following sections. NVRAM Serial Host I/F Serial I/F GPIO Host Interface DVI Rx DVI-Compliant DVI Input HDCP Triple ...
Page 18
Genesis Microchip Confidential *** The gm5110/20 TCLK oscillator circuitry is a custom designed circuit to support the use of an external oscillator or a crystal resonator to generate a reference frequency source for the gm5110/20 device. 4.1.1 Using the ...
Page 19
Genesis Microchip Confidential *** The TCLK oscillator uses a Pierce Oscillator circuit. The output of the oscillator circuit, measured at the TCLK pin approximate sine wave with a bias of about 2 volts above ground (see Figure ...
Page 20
Genesis Microchip Confidential *** CL1 = Cex1 + Cpcb + Cpin + Cpad + Cesd Vdda Cex1 Cpcb Cshunt Vdda Cex2 Cpcb CL2 = Cex1 + Cpcb + Cpin + Cpad + Cesd Figure 6. Some attention must be ...
Page 21
Genesis Microchip Confidential *** Vdd MHz 152 Vdd TCLK Oscillator GND 151 Vdd XTAL ROM_ADDR13 Figure 7. Using an External Single-ended Clock Oscillator Frequency Jitter Tolerance Rise Time (10% to 90%) Maximum Duty ...
Page 22
Genesis Microchip Confidential *** 5. Display Clock (DCLK) synthesized by Destination DDS (DDDS) PLL using IP_CLK as the reference. The DDDS internal digital logic is driven by RCLK. 6. Half Reference Clock (RCLK/2) is the RCLK (see 2, above) ...
Page 23
Genesis Microchip Confidential *** Figure ...
Page 24
Genesis Microchip Confidential *** 4.3.1 ADC Pin Connection The analog RGB signals are connected to the gm5110/20 as described below: Table 14. Pin Connection for RGB Input with HSYNC/VSYNC Pin Name Red+ Red Red- Terminate as illustrated in Figure ...
Page 25
Genesis Microchip Confidential *** Table 15. ADC Characteristics Track & Hold Amp Bandwidth Full Scale Adjust Range at RGB Inputs 0.55 V Full Scale Adjust Sensitivity Zero Scale Adjust Sensitivity Sampling Frequency (Fs) 10 MHz Differential Non-Linearity (DNL) No ...
Page 26
Genesis Microchip Confidential *** 4.3.4 Sampling Phase Adjustment The programmable ADC sampling phase is adjusted by delaying the HSYNC input to the SDDS. The accuracy of the sampling phase is checked and the result read from a register. This ...
Page 27
Genesis Microchip Confidential *** For ADC interlaced inputs, the gm5110/20 may be programmed to automatically determine the field type (even or odd) from the VSYNC/HSYNC relative timing. See Input Format Measurement, Section 4. ...
Page 28
... Further details of the protocol and theory of the system can be found in the High-bandwidth Digital Content Protection System specification (see www.digital-cp.com). Note that this section applies to the HDCP enabled chip versions gm5110-H and gm5120-H but not the standard versions gm5110 and gm5120. ...
Page 29
Genesis Microchip Confidential *** ...
Page 30
Genesis Microchip Confidential *** counter and HSYNC is used to increment it, any difference in the relative position of HSYNC and VSYNC is seen on-screen as vertical jitter. By delaying the HSYNC a small amount, it can be ensured ...
Page 31
Genesis Microchip Confidential *** 4.6.4 Watchdog The watchdog monitors input VSYNC / HSYNC. When any HSYNC period exceeds the programmed timing threshold (in terms of the selected IFM_CLK), a register bit is set. When any VSYNC period exceeds the ...
Page 32
Genesis Microchip Confidential *** 4.6.8 Image Boundary Detection The gm5110/20 performs measurements to determine the image boundary. This information is used when programming the Active Window and centering the image. 4.6.9 Image Auto Balance The gm5110/20 performs measurements on ...
Page 33
Genesis Microchip Confidential *** tables, but rather a manipulation of YUV-channel parameters. Flesh tone adjustment is available for all inputs. 4.7.2 Color Standardization and sRGB Support Internet shoppers may be very picky about what color they experience on the ...
Page 34
Genesis Microchip Confidential *** 4.8.3 Moiré Cancellation The gamma curve and other non-linearities can affect the energy distribution of pixels when scaled to different areas of the screen. This is an example of the Moiré effect. The gm5110/20 has ...
Page 35
Genesis Microchip Confidential *** free-run mode, the display timing is determined only by the values programmed into the display window and timing registers. 4.11.2 Programming the Display Timing Display timing signals provide timing information so the Display Port can ...
Page 36
Genesis Microchip Confidential *** DCLK (Output) DEN (Output) ER/EG/EB (Output) OR/OG/OB (Output) Figure 19. DCLK (Output) DEN (Output) ER/EG/EB (Output) OR/OG/OB (Output) Figure 20. 4.11.3 Panel Power Sequencing (PPWR, PBIAS) gm5110/20 has two dedicated outputs PPWR and PBIAS (pins ...
Page 37
Genesis Microchip Confidential *** 4.11.4 Output Dithering The Gamma LUT outputs a 10-bit value for each color channel. This value is dithered down to either 8-bits for 24-bit per pixel panels, or 6-bits for 18-bit per pixel panels. The ...
Page 38
Genesis Microchip Confidential *** 4.13.1 On-Chip OSD SRAM The on-chip static RAM (4096 words by 24 bits) stores the cell map and the cell definitions. In memory, the cell map is organized as an array of words, each defining ...
Page 39
Genesis Microchip Confidential *** could contain more than 32 1-bit per pixel cells, 100 2-bit per pixel cells, and 16 4-bit per pixel cells. Of course, different numbers of each type can also be used. 4.13.2 Color Look-up Table ...
Page 40
Genesis Microchip Confidential *** 4.14.1 Standalone Configuration Standalone configuration offers the most simple and inexpensive system solution for generic LCD monitors. In this configuration the OCM executes firmware stored internally in gm5110/20. This is illustrated in Figure 23A. The ...
Page 41
Genesis Microchip Confidential *** 4.14.2 Full-Custom Configuration In full-custom configuration the OCM executes a firmware program running from external ROM. This is illustrated in Figure 23B. A parallel port with separate address and data busses is available for this ...
Page 42
Genesis Microchip Confidential *** Genesis recommends using Keil compiler (http://www.keil.com/) to compile the firmware source code into a hex file. This hex file is then downloaded into the external ROM using commercially available ROM programmers. For development purposes it ...
Page 43
Genesis Microchip Confidential *** interface). Install a 10K pull-up resistor to indicate a ‘1’, otherwise a ‘0’ is indicated because ROM_ADDR[15:0] have a 60KΩ internal pull-down resistor. Signal Name Pin Name HOST_ADDR(6:0) ROM_ADDR(6:0) HOST_PROTOCOL ROM_ADDR7 HOST_PORT_EN ROM_ADDR8 OCM_START ROM_ADDR9 ...
Page 44
Genesis Microchip Confidential *** 4.16.1 Host Interface Command Format Transactions on the 2-wire host protocol occurs in integer multiples of bytes (i.e. 8 bits or two nibbles respectively). These form an instruction byte, a device register address and/or one ...
Page 45
Genesis Microchip Confidential *** A 2-wire data transfer consists of a stream of serially transmitted bytes formatted as shown in the figure below. A transfer is initiated (START high-to-low transition on HFSn while HCLK is held high. ...
Page 46
Genesis Microchip Confidential *** Note that on the last byte read, no acknowledgement is issued to terminate the transfer ...
Page 47
... NOTE (3): Package thermal resistance is based on a PCB with one signal plane and two power planes. Package θ four or more layers NOTE (4): Based on the figures for the Operating Junction Temperature θ calculated as . This equals 104 degrees Celsius for gm5110 and 106 degrees Celsius for gm5120 June 2002 C h ...
Page 48
... Supply Voltages (VDD and CVDD) Supply Current @ CLK = 96 MHz (gm5110) (2) • 2.5V digital supply (3) • 2.5V analog supply (4) • 3.3V digital supply (5) • 3.3V analog supply Supply Current @ CLK =135MHz (gm5120) (2) • 2.5V digital supply (3) • 2.5V analog supply (4) • 3.3V digital supply (5) • 3.3V analog supply Supply Current @ Low Power Mode* ...
Page 49
Genesis Microchip Confidential *** Table 22. Maximum Speed of Operation Clock Domain Main Input Clock (TCLK) DVI Differential Input Clock ADC Clock (ACLK) HCLK Host Interface Clock (6-wire protocol) Input Format Measurement Clock (IFM_CLK) Reference Clock (RCLK) On-Chip Microcontroller ...
Page 50
... Order Code Application gm5110 XGA (1) gm5110-H XGA gm5120 SXGA (1) gm5120-H SXGA Note (1): gm5110-H and gm5120-H versions will only be sold to HDCP licensed customers. June 2002 gm5110/20 Preliminary Data Sheet Package Temperature Range 208-pin PQFP 0-70°C 208-pin PQFP 0-70°C 208-pin PQFP 0-70°C 208-pin PQFP 0-70° ...
Page 51
... Genesis Microchip Confidential *** 7. MECHANICAL SPECIFICATIONS Figure 30. gm5110/gm5120 208-pin PQFP Mechanical Drawing 208 See Detail A Seating Plane Dimension in mm Symbol Min A 3. 0.18 c 0.13 D 27.90 E 27.90 e 0.50 BSC H 30. 30. 0.65 L 1.60 REF June 2002 gm5110/20 Preliminary Data Sheet ...