MB90092PF ETC-unknow, MB90092PF Datasheet

no-image

MB90092PF

Manufacturer Part Number
MB90092PF
Description
Manufacturer
ETC-unknow
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MB90092PF
Manufacturer:
MAXIM
Quantity:
163
Part Number:
MB90092PF-G-BNDE1
Manufacturer:
PANA
Quantity:
500
Part Number:
MB90092PF-G-BNDE1
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Company:
Part Number:
MB90092PF-G-BNDE1
Quantity:
12
Company:
Part Number:
MB90092PF-G-BNDE1
Quantity:
2 448
FUJITSU SEMICONDUCTOR
ASSP for Screen Display Control
CMOS
ON-Screen Display Controller
MB90092
DESCRIPTION
The MB90092 is the display controller for displaying text and graphics on the TV screen.
The MB90092 incorporates display memory (VRAM), a font memory interface, and a video signal generator,
allowing text and graphics to be displayed in conjunction with a small number of external components.
The MB90092 can provide two screens, called the main screen and the sub-screen, either independently or
overlayed one on top of the other.
The main screen consists of 24 characters by 12 lines and allows data to be set for each character. The sub-
screen consists of 32 characters by 12 lines or up to 32 characters by 16 lines. Data can be set either for each
line in the former configuration or collectively for the entire screen in the latter configuration.
For output of video signals, the MB90092 has the composite video signal, Y/C-separated video signal, and RGB
digital output pins. The MB90092 also has video signal input pins, allowing superimpose display over either
composite video signals and Y/C-separated video signals.
PACKAGE
DATA SHEET
80-pin Plastic QFP
(FPT-80P-M06)
DS04-28824-3E

Related parts for MB90092PF

MB90092PF Summary of contents

Page 1

FUJITSU SEMICONDUCTOR DATA SHEET ASSP for Screen Display Control CMOS ON-Screen Display Controller MB90092 DESCRIPTION The MB90092 is the display controller for displaying text and graphics on the TV screen. The MB90092 incorporates display memory (VRAM), a font memory interface, ...

Page 2

MB90092 FEATURES • Main Screen Display • Screen display capacity:24 characters • Character dot configuration:24 • Character types: 16384 different characters (when using bit external clock) • Character sizes: Standard, double width, double height, double width quadruple ...

Page 3

External Synchronization Control • Separated sync signal input/composite sync signal input selectable External Interface • 8-bit serial inputs (3 signal input pins) Chip select: CS Serial clock: SCLK Serial data: SIN Package • QFP-80 Miscellaneous • Internal power-on reset ...

Page 4

MB90092 PIN ASSIGNMENT TESTI VOC VOB SCLK SIN V CC EXHSYN EXVSYN HSYNC VSYNC VBLNK EXS XS TEST1 FSCO CBCK PDS (TOP VIEW ...

Page 5

PIN DESCRIPTION Circuit Pin no. Pin name I/O type 1 TESTI VOC VOB SCLK SIN I ...

Page 6

MB90092 Circuit Pin no. Pin name I/O type 17 EXS FSCO CBCK PDS YOUT YIN COUT ...

Page 7

Circuit Pin no. Pin name I/O type 44 DA0 45 DA1 46 DA2 47 DA3 DA4 49 DA5 50 DA6 51 DA7 53 ADR0 54 ADR1 55 ADR2 56 ADR3 57 ADR4 58 ADR5 59 ADR6 60 ...

Page 8

MB90092 (Continued) Circuit Pin no. Pin name I/O type 19 TEST1 25 TEST2 26 TEST3 O — 27 TEST4 28 TEST5 — — — — ...

Page 9

CIRCUIT TYPE Type Circuit MB90092 Remarks CMOS level input With pull-up resistor: approxi- mately 50 k CMOS level, hysteresis input With pull-up resistor: approxi- mately 50 k CMOS output CMOS three state output ...

Page 10

MB90092 (Continued EXS Control signal XD EXD I Control signal 10 Control signal Analog input CMOS analog SW Analog input Control signal Analog output CMOS analog SW Analog output Control signal CMOS level, hysteresis input ...

Page 11

BLOCK DIAGRAM SIN Serial input SCLK CS control TEST VIN YIN CIN VKIN H/V separation EXHSYN EXVSYN circuit NTSC/PAL HSYNC signal VSYNC generator VBLNK Display memory control Display memory VRAM ( 4FSC clock XS EXS oscillator XD Dot clock EXD ...

Page 12

MB90092 DISPLAY CONTROL COMMANDS Command Function no. 0 10000 VSL RA8 RA7 VRAM address setting Main screen 1-1 character control 10001 MA data setting 1* Main screen 2-1 10010 character control data setting 2 Sub-screen line 1-2 10001 SMA SMB ...

Page 13

COMMAND 1. VRAM Address Setting (Command 0) MSB First byte 1 0 MSB Second byte 0 RA6 VSL : VRAM write control RA8 to RA5 : VRAM row address setting (0 CA4 to CA0 : VRAM column address setting (00 ...

Page 14

MB90092 (2) Writing sub-screen line control data (when command 0: VSL = 1, CA0 = 0) Command 1-2 (Sub-screen line control data setting 1) MSB First byte 1 MSB Second byte SCG 0 Command 2-2 (Sub-screen line control data setting ...

Page 15

Writing main screen control data (when command 0: VSL = 1, CA0 = 1) Command 1-3 (Main screen line control data setting 1) MSB First byte 1 0 MSB Second byte 0 0 Command 2-3 (Main screen line control ...

Page 16

MB90092 4. Screen Control 1 (Command 4) MSB First byte 1 MSB Second byte Internal/external synchronization control IN : Interlaced/noninterlaced display control EB : Screen background display control EO : Field control CM : Color/monochrome display control ...

Page 17

Main Screen Line Control (Command 6) MSB First byte 1 MSB Second byte 0 SOC SOC Main Screen Vertical Display Position Control (Command 7) MSB First byte 1 0 MSB ...

Page 18

MB90092 9. Main Screen Display Mode Control (Command 9) MSB First byte 1 MSB Second byte 0 GRM: Main screen display mode control RP1, RPO : Reserve 4* S16 SF1 DW4 RM1, RM0 : Reserve 0* *: Reserve 0 to ...

Page 19

Sub-Screen Control (Command 11) MSB First byte 1 MSB Second byte 0 SG2 to SG0 SCC SBC SGC SBG, SBR, SBB : Sub-screen pattern background color 12. Sub-Screen Vertical Display Position Control (Command 12) MSB First byte 1 MSB ...

Page 20

MB90092 ABSOLUTE MAXIMUM RATINGS Parameter Supply voltage Input voltage Output voltage Power consumption Operating temperature Storage temperature *1: AV and V must have equal potential *2: Neither V nor V must exceed “V IN OUT WARNING: Semiconductor devices ...

Page 21

ELECTRICAL CHARACTERISTICS 1. DC Characteristics Sym- Parameter Pin bol “H” level VOC, VOB, B, output HSYNC, OH voltage VSYNC, VBLNK, FSCO, “L” level READ, output V OL ADR0 to ADR20 voltage TESTI, CS, SCLK, SIN, EXHSYN, Input ...

Page 22

MB90092 Sym- Parameter Pin bol Yellow V YELH High level Yellow V YELL Low level Cyan V CYAH High level Cyan V CYAL Low level Green V GREH High level Green V GREL Low level Magenta V MAGH High level ...

Page 23

Sym- Parameter Pin bol White level 3 V WHT3 = – 270 Y WHT3 White level 2 V WHT2 = – 180 Y WHT2 White level 1 V WHT1 = – WHT1 White level 0 V WHT0 = ...

Page 24

MB90092 (Continued) Sym- Parameter Pin bol Yellow C YELH High level Yellow C YELL Low level Cyan C CYAH High level Cyan C CYAL Low level Green C GREH High level Green C GREL Low level Magenta C MAGH High ...

Page 25

VOUT Output V WHT0 3 V GRY6 V GRY5 V GRY4 V BSTH V PDS V BSTL V TIP • YOUT Output Y WHT0 3 Y GRY6 Y GRY5 Y GRY4 Y PDS Y TIP • COUT Output C ...

Page 26

MB90092 2. AC Characteristics Parameter Shift clock cycle time Shift clock pulse width Shift clock signal rise/fall time Shift clock start time Data setup time Data hold time Chip select end time Chip select signal rise/fall time Horizontal sync signal ...

Page 27

Serial Input Timings 0 0 CFC SCLK t WCH t CR SIN • Vertical and Horizontal Sync Signal Input Timings EXHSYN EXVSYN t CYC t WCL ...

Page 28

MB90092 • Composite Sync Signal Input Timings EXHSYN t HF EXHSYN EXHSYN • Reset Signal Input Timing TESTI 28 0 0 WCSH HR 0 ...

Page 29

Address Data Hold Timings EXD ADR0 Main screen data address * to ADR20 READ DA0 to Main screen data * DA7 • Address and READ Signal Delays at TSC Signal Input ADR0 to ADR20 READ TSC ...

Page 30

MB90092 3. Clock Timing Specifications Parameter Symbol Display dot clock* Color burst clock (NTSC)* Color burst clock (PAL Input the signal with a duty cycle of 50%. 4. Power-on Reset Specifications Parameter Power-supply rise time Power-supply off time ...

Page 31

Power ON/OFF Timing 4 Note: The power supply must be activated smoothly. • Power-on Reset Cancel Timing V CC Internal reset off 4 WIT t ...

Page 32

MB90092 5. Recommended Input Timings (1) Composite sync signal input timing Parameter Number of frame scan lines Field frequency Line frequency Vertical retrace blanking interval First equalizing pulse interval Vertical sync pulse interval Second equalizing pulse interval Equalizing pulse width ...

Page 33

Output Timings (1) Horizontal timing Symbol NTSC HPS 0 EQP1E 34 HPE 68 BSTS 76 BSTE 112 HBLKE 143 SEP1S 388 EQP2S 455 EQP2E 489 SEP2S 842 HBLKS 888 IHCLR 910 *: Parenthesized values assume the last raster in ...

Page 34

MB90092 • NTSC/PAL Horizontal Timings Video signal Horizontal sync signal Horizontal retrace blanking interval Burst flag Equalizing pulse Cut-in pulse 34 EQP2E IHCLR EQP2S HBLKS SEP1S SEP2S HBLKE BSTE BSTS HPE EQP1E HPS HBLKS ...

Page 35

NTSC Vertical Timings MB90092 35 ...

Page 36

MB90092 • PAL Vertical Timings 36 ...

Page 37

SAMPLE CIRCUIT This is a standard example of the circuit to synthesize the character to input video signal or input internal generation video signal from the outside. Note that composition is different according to the system and parts used. Composite ...

Page 38

... MB90092 ORDERING INFORMATION Part number MB90092PF 38 Package 80-pin, plastic QFP (QFP-80P-M06) Remarks ...

Page 39

PACKAGE DIMENSION 80-pin plastic QFP (FPT-80P-M06) 23.90±0.40(.941±.016) 20.00±0.20(.787±.008 INDEX 80 1 0.80(.031) 0.37±0.05 (.015±.002) "A" 2001 FUJITSU LIMITED F80010S-c-4-4 C Note : Pins width and pins thickness include plating thickness 0.10(.004) 17.90±0.40 (.705±.016) 14.00±0.20 (.551±.008) Details ...

Page 40

MB90092 FUJITSU LIMITED For further information please contact: Japan FUJITSU LIMITED Marketing Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3353 Fax: +81-3-5322-3386 http://edevice.fujitsu.com/ North and South America FUJITSU MICROELECTRONICS, INC. 3545 North ...

Related keywords