SMT4004F SUMMIT Microelectronics, Inc:, SMT4004F Datasheet
SMT4004F
Available stocks
Related parts for SMT4004F
SMT4004F Summary of contents
Page 1
TM QUAD TRAKKING POWER SUPPLY MANAGER FEATURES & APPLICATIONS • Programmable Softstart, Tracking and Voltage Monitoring Functions • Controls 4 Independent Supplies Down to 0.9V • Programmable Bus-Side and Card-Side UV and OV Thresholds • Guarantees Differential Supply Tracking • ...
Page 2
DETAILED DEVICE DESCRIPTION SUPPLY MANAGERS The SMT4004 has four distinct programmable power supply managers and associated circuitry (See Figure 7A). The managers are individually programmable and can operate independently or together with the other managers. Each manager monitors the bus ...
Page 3
DETAILED DEVICE DESCRIPTION (CONTINUED) The UV_OVERRIDE input is used to mask under- voltage conditions. When asserted (high) all under- voltage conditions are ignored. This function is used either during system test or when performing voltage margin tests. During normal operation ...
Page 4
DETAILED DEVICE DESCRIPTION (CONTINUED) IRQ# SELECT REGISTER 7 6 UV2 2 UV1 UV2 1 UV1 UV1 3 UV2 UV1 4 UV2 ...
Page 5
DETAILED DEVICE DESCRIPTION (CONTINUED) CHARGE PUMP AND VGATE CONTROL The VGATE outputs control the gate voltages of external N-channel MOSFETs. separates the bus and card-side voltages. The VGATE outputs control the card-side slew rates during the power-on/off interval. The VGATEs ...
Page 6
DETAILED DEVICE DESCRIPTION (CONTINUED) If both softstart and tracking are enabled, the softstart VGATE outputs must be fully on (VGATE = VGG_CAP) before the tracking VGATEs are enabled. The VO inputs are monitored and compared by the tracking logic to ...
Page 7
DETAILED DEVICE DESCRIPTION (CONTINUED) For prototyping purposes, (described in the Serial Interface section) has an option to clear the fault status registers. Fault recording is disabled when the PWR_ON input is de-asserted. Fault Status Register Address ...
Page 8
INTERNAL BLOCK DIAGRAM VI1 41 SUPPLY VO1 20 M ANAGER CB1 37 UV_ 12 OVERRIDE VI2 40 SUPPLY VO2 21 M ANAGER CB2 36 VI3 39 VO3 SUPPLY 22 M ANAGER CB3 35 1.25V VI4 38 VO4 ...
Page 9
PIN D PIN DESCRIPTIONS Pin Pin Pin Name Number Type 1 O LDO WDO CROWBAR PWR 4 1.25V REF (out MR IRQ_CLR IRQ# 8 PWR PGND 9 O TRKR_IRQ# ...
Page 10
PIN DESCRIPTIONS (CONTINUED) Pin Pin Pin Name Number Type 13 O RST1 RST2 RST3 RST4# 17 PWR PGND 18 PWR DGND 19 PWR AGND 20 I VO1 21 I VO2 22 I VO3 23 ...
Page 11
PIN DESCRIPTIONS (CONTINUED) Pin Pin Pin Name Number Type 33 I PWR_ON 34 I CB4 35 I CB3 36 I CB2 37 I CB1 38 I/PWR VI4 39 I/PWR VI3 40 I/PWR VI2 41 I/PWR VI1 42 PWR VDD_CAP 43 ...
Page 12
PACKAGE AND PIN CONFIGURATION CROW BAR 1.25VREF IRQ_CLR# TRKR_IRQ# SEATED1# SEATED2# UV_OVERRIDE ABSOLUTE MAXIMUM RATINGS Temperature Under Bias .................... -55 Storage Temperature.......................... -65 Terminal Voltage with Respect to GND: VI & VO Inputs ……………….………..-0.3V to 7.0V VGATE, VGG_CAP Outputs…..………………...16V All ...
Page 13
DC OPERATING CHARACTERISTICS (Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.) Symbol Parameter V Power Supply Voltage SUPPLY Monitoring Voltage VX VI1-VI4, VO1-VO4 I Power Supply Current DD Programmable VI PVIT UV Threshold for UV ...
Page 14
DC OPERATING CHARACTERISTICS (CONTINUED) (Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.) Symbol Parameter VGATE drive output V VGATE Total VGATE output drive I VGATE current SR Tracking VOX Slew Rate VOX V Tracking Differential ...
Page 15
AC OPERATING CHARACTERISTICS (Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.) Symbol Description CB Programmable Circuit Breaker Filter DELAY Programmable Watchdog Timer t PWDTO Time-Out Period Programmable Longdog Timer Time- t PLDTO Out Period Programmable ...
Page 16
I C 2-WIRE SERIAL INTERFACE AC OPERATING CHARACTERISTICS - 100kHz (Over recommended operating conditions, unless otherwise noted. All voltages are relative to GND.) Symbol Description f SCL Clock Frequency SCL t Clock Low Period LOW t Clock High Period ...
Page 17
TIMING DIAGRAMS (CONTINUED) FORCE_SD ENABLE PW R_ON SEATED1&2# Soft Start VGATEs Tracking VGATEs Figure 9. Relationship of de-asserting the enabling inputs on the VGATE outputs Com posite RST DTO PW DTO ...
Page 18
APPLICATIONS INFORMATION A PPLICATIONS EXAMPLE The timing diagram in Figure 11 illustrates a full power-on and power-off sequence and the relationship between many of the signals. This is based on the simplified applications diagram on Page 1. Manager 1 is ...
Page 19
APPLICATIONS INFORMATION (CONTINUED) Summit Microelectronics, Inc Figure 12A – Power-On Sequence of Events 2049 5.2 10/21/05 SMT4004 19 ...
Page 20
APPLICATIONS INFORMATION (CONTINUED) GENERAL MONITORING OPERATION NO ALL VOLTAGES WITHIN LIMITS? YES GO TO SHUTDOWN ROUTINE ALL CONTROL INPUTS VALID? NO YES DID SEATED# GO HIGH SEATED# REMOVED ROUTINE WAS ENABLE DEASSERTED? YES ENABLE ...
Page 21
APPLICATIONS INFORMATION (CONTINUED) SOFTSTART VS TRACKING As a power supply manager the SMT4004 separates two power domains; the bus-side, or source power supplies, and the card-side that contain the application circuitry. Its primary tasks are to monitor the voltages and ...
Page 22
APPLICATIONS INFORMATION (CONTINUED) down. In this application the SEATED# pins are routed to the board’s short pins and grounded when the board is fully inserted. The SEATED# pins can be tied to card insertion switches or they actively driven and ...
Page 23
APPLICATIONS INFORMATION (CONTINUED) Assum ptions: m anagers 1 and 2 are tracking m anagers; Managers 3 & 4 are turned off; FORCE_SD is active high and ENABLE is active low, both tied to ground; PW R_ON is active high tied ...
Page 24
APPLICATIONS INFORMATION (CONTINUED) POWER-OFF Power-off of the application circuit is affected by turning off the VGATE outputs. This can be done by de-asserting one of the enabling signals or the detection of a fault condition. When the SMT4004 Scope Shot ...
Page 25
APPLICATIONS INFORMATION (CONTINUED) All four RST# outputs are driven low when the MR# input is taken low. They continue to assert their outputs after MR# returns high for t INTERRUPTS, FORCE SHUTDOWN AND CROWBAR The SMT4004 has two interrupt outputs: ...
Page 26
APPLICATIONS INFORMATION (CONTINUED) high. Data are transferred in 8-bit packets with an intervening clock period in which an acknowledge is provided by the device receiving data. The SCL high period ( used for generating start HIGH and stop ...
Page 27
APPLICATIONS INFORMATION (CONTINUED) Optional Device Type Identifier Bus Address = M aster T Address Pins SDA 2 SM T4004 Optional Device Type Identifier ...
Page 28
APPLICATIONS INFORMATION (CONTINUED) PROTOTYPING WITH THE SMT4004 WINDOWS GUI SOFTWARE For prototyping and device evaluation, use the Windows Graphical User Interface SMX3200 device programmer with the SMT4004. The programming system is available from the Summit website (www.summitmicro.com). Further explanation of ...
Page 29
APPLICATIONS INFORMATION (CONTINUED) USE A KELVIN CONNECTION FOR ACCURATE CURRENT MEASUREMENT High current measurements using a series resistor can be very accurate when a Kelvin connection is used between the resistor and the VI and CB inputs. A Kelvin connection ...
Page 30
APPLICATIONS INFORMATION (CONTINUED) PARALLELING MOSFETS REDUCES VOLTAGE DROPS AND POWER DISSIPATION When supply regulation is unacceptable due to high R two or more MOSFETs may be wired in DS(ON), parallel to lower the R . For lower voltage DS(ON) supplies ...
Page 31
APPLICATIONS INFORMATION (CONTINUED) VO2 VGATE2 CB2 VI2 VO1 VGATE1 CB1 VI1 TM Figure 23A – IBM PowerNP NP4GS3 network processor reference platform. © SUMMIT Microelectronics, Inc. 2005 are shown. Please contact IBM VGATE4 VGATE3 • 1717 Fox Drive • San ...
Page 32
R1 1.8VIN Sense Resistor R2 2.5VIN Sense Resistor R3 3.3VIN Sense Resistor R4 5.0VIN Sense Resistor Optional Can be shorted U1 10 SEATED1# SEATED1# 11 SEATED2# SEATED2# 33 PWR_ON PWR ON 24 ENABLE ENABLE 27 FORCE SD FORCE SD 12 ...
Page 33
DEVELOPMENT HARDWARE AND SOFTWARE The end user can obtain the Summit SMX3200 programming system for development. The SMX3200 system consists of a programming Dongle, cable and Windows GUI software. It can be ordered on the website or from a local ...
Page 34
... Note 1/ - Bits D5, D6 and D7 are reserved bits; therefore the contents of R18 may not be 00 The default device ordering number is SMT4004FC-017 programmed with the register contents as shown above and tested over the commercial temperature range Application Note 22 contains a complete description of the default settings and each of the 32 individual Configuration Registers ...
Page 35
PACKAGE 0.354 (9.00) BSC 0.276 BSC (B) (7.00) Pin 1 Indicator A Summit Microelectronics, Inc 48 PIN TQ FP PACKAGE (A) (B) (A) Ref Jedec M S-026 0.037 - 0.041 0.95 - 1.05 0.047 MAX. (1.2) B 2049 5.2 10/21/05 ...
Page 36
... PART MARKING SUMMIT SMT4004F Annn Pin 1 Drawing not to scale ORDERING INFORMATION SMT4004 Summit Part Number Package F=48 Lead TQFP SUMMIT Microelectronics, Inc. reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. SUMMIT Microelectronics, Inc. assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained herein reflect representative operating parameters, and may vary depending upon a user’ ...
Page 37
Document Rev. Description 5.2 Major highlights: 1. Updated to the current marking and ordering information to include RoHS compliant. 2. Added MSL3 for Lead Free Summit Microelectronics, Inc Date 10/21/05 2049 5.2 10/21/05 SMT4004 Owner TD 37 ...