5962-88637023A Cypress Semiconductor Corporation., 5962-88637023A Datasheet
![no-image](/images/manufacturer_photos/0/1/180/cypress_semiconductor_corporation__sml.jpg)
5962-88637023A
Related parts for 5962-88637023A
5962-88637023A Summary of contents
Page 1
Features • Fast — Commercial ns — Military ns ns • Low power — I max.: 70 mA, commercial CC — I max.: 100 mA, ...
Page 2
Selection Guide I (mA) CC Generic Part Number Com/Ind 20G10B–15 70 20G10B–20 70 20G10B–25 20G10–25 55 20G10–30 20G10–35 55 20G10–40 Functional Description (continued) Cypress PLDC20G10 uses an advanced 0.8-micron CMOS technology and a proven EPROM cell as the programmable element. ...
Page 3
Programmable Output Cell Configuration Table Figure ...
Page 4
Registered Output Configurations 20G10–6 Figure 1. Product Term OE/Active LOW 20G10–8 Figure 3. Pin 13 OE/Active LOW Combinatorial Output Configurations 20G10–10 Figure 5. Product Term OE/Active LOW 20G10–12 PIN 13 Figure 7. ...
Page 5
Maximum Ratings (Above which the useful life may be impaired. For user guide- lines, not tested.) Storage Temperature ................................. – +150 C Ambient Temperature with Power Applied............................................. – +125 C Supply Voltage to Ground Potential ............... ...
Page 6
AC Test Loads and Waveforms (Commercial) R1 238 (319 MIL) 5V OUTPUT 50pF INCLUDING JIG AND SCOPE (a) Equivalent to: THÉVENIN EQUIVALENT (Commercial) 99 OUTPUT 2.08V=V Switching Characteristics Over Operating Range Parameter Description t Input or Feedback to Non-Registered Output ...
Page 7
Switching Characteristics Over Operating Range Parameter Description t Input or Feedback to Non-Registered Output PD t Input to Output Enable EA t Input to Output Disable ER t Pin 11 to Output Enable PZX t Pin 11 to Output PXZ ...
Page 8
Functional Logic Diagram • • • • • • • • • • • • • • • ...
Page 9
Ordering Information (ns) (ns) (ns) (mA) Ordering Code PLDC20G10B–15PC PLDC20G10B–15WC 100 PLDC20G10B–20DMB PLDC20G10–25JC PLDC20G10–25PC/PI PLDC20G10–25WC PLDC20G10–30DMB PLDC20G10–30LMB ...
Page 10
Package Diagrams 24-Lead (300-Mil) CerDIP D14 MIL–STD–1835 D– 9Config.A 28-Square Leadless Chip Carrier L64 MIL–STD–1835 C–4 Document #: 38-03010 Rev. ** PLDC20G10B/PLDC20G10 28-Lead Plastic Leaded Chip Carrier J64 Page ...
Page 11
Package Diagrams (continued) Document #: 38-03010 Rev. ** 28-Pin Windowed Leaded Chip Carrier H64 PLDC20G10B/PLDC20G10 Page ...
Page 12
Package Diagrams (continued) Document #: 38-03010 Rev. ** 24-Lead (300-Mil) Molded DIP P13/P13A 24-Lead (300-Mil) Windowed CerDIP W14 MIL–STD–1835 D– 9Config.A PLDC20G10B/PLDC20G10 Page ...
Page 13
Document Title: PLDC20G10B/PLDC20G10 CMOS Generic 24-Pin Reprogrammable Logic Device Document Number: 38-03010 REV. ECN NO. Issue Date ** 106292 04/25/01 Document #: 38-03010 Rev. ** © Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. ...