IP82C59A Intersil Corporation, IP82C59A Datasheet
IP82C59A
Available stocks
Related parts for IP82C59A
IP82C59A Summary of contents
Page 1
... +125 C 12.5MHz PACKAGE CP82C59A- PDIP IP82C59A-12 CS82C59A- PLCC IS82C59A-12 CD82C59A-12 CERDIP ID82C59A-12 MD82C59A-12/B - SMD# MR82C59A-12/B 28 Pad CLCC - SMD# CM82C59A- SOIC © Intersil Corporation 1999 ...
Page 2
Pinouts 82C59A (PDIP, CERDIP, SOIC) TOP VIEW CAS 0 13 CAS 1 14 GND Functional Diagram DATA ...
Page 3
Pin Description PIN SYMBOL NUMBER TYPE decoupling. GND 14 I GROUND CHIP SELECT: A low on this pin enables RD and WR communications between the CPU and the 82C59A. INTA functions are ...
Page 4
A more desirable method would be one that would allow the microprocessor to be executing its main program and only stop to service peripheral devices when it is told the device itself. In effect, the method ...
Page 5
Priority Resolver This logic block determines the priorities of the bits set in the lRR. The highest priority is selected and strobed into the cor- responding bit of the lSR during the INTA sequence. Interrupt Mask Register (IMR) The lMR ...
Page 6
CASCADE LINES FIGURE 5. 82C59A STANDARD SYSTEM BUS INTERFACE 6. This completes the interrupt cycle. In the AEOI mode, the ISR bit is reset at the end of the second INTA pulse. Oth- erwise, the ISR bit remains set until ...
Page 7
CONTENT OF THIRD INTERRUPT VECTOR BYTE A15 A14 A13 A12 A11 80C86, 8OC88, 80C286 Interrupt Response Mode 80C86/88/286 mode is similar to 8080/85 mode except that only two Interrupt Acknowledge cycles are issued by the ...
Page 8
ICW1 ICW2 ICW3 (MASTER DEVICE) A ...
Page 9
The address format is 2 bytes long (A0 - A15). When the routine interval are automatically inserted by the 82C59A, while A5 - A15 are programmed externally. When the routine interval ...
Page 10
AEOI (Automatic End of Interrupt) bit is set, until the trail- ing edge of the last INTA. While the IS bit is set, all further interrupts of the same or ...
Page 11
End of Interrupt (EOI) The In-Service (IS) bit can be reset either automatically fol- lowing the trailing edge of the last in sequence INTA pulse (when AEOI bit in lCW1 is set command word that must be ...
Page 12
The Special Mask Mode is set by OCW3 where: ESMM = 1, SMM = 1, and cleared where ESMM = 1, SMM = 0. Poll Command In this mode, the INT output is not used or the microproces- sor internal ...
Page 13
RD following a “poll write” operation as an INTA. After initialization, the 82C59A is set to lRR. For reading the lMR, no OCW3 is needed. The output data bus will contain the lMR whenever RD is active and ...
Page 14
This modification forces the use of software programming to determine whether the 82C59A is a master or a slave. Bit 3 in ICW4 programs the buffered mode, and bit 2 in lCW4 determines whether master or a ...
Page 15
Absolute Maximum Ratings Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 16
AC Electrical Specifications SYMBOL PARAMETER TIMING REQUIREMENTS (1) TAHRL A0/CS Setup to RD/INTA (2) TRHAX A0/CS Hold after RD/INTA (3) TRLRH RD/lNTA Pulse Width (4) TAHWL A0/CS Setup to WR (5) TWHAX A0/CS Hold after WR ...
Page 17
AC Test Circuit OUTPUT FROM DEVICE UNDER NOTE: Includes stray and jig capacitance. CONDITION AC Testing Input, Output Waveform INPUT V +0. 0.4V IL NOTE: AC Testing: All input signals must switch between V Timing Waveforms WR ...
Page 18
Timing Waveforms (Continued) RD/INTA EN CS ADDRESS BUS A 0 DATA BUS RD INTA WR RD INTA WR RD INTA WR IR (9) TJLJH INT INTA SEE NOTE 1 DB CAS NOTES: 1. Interrupt Request (IR) must ...
Page 19
Burn-In Circuits GND CAS 0 CAS 1 GND NOTES 5.5V 0.5V ...
Page 20
... All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification. Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...