LXT901APC Intel Corporation, LXT901APC Datasheet
LXT901APC
Available stocks
Related parts for LXT901APC
LXT901APC Summary of contents
Page 1
... LXT901A/907A Universal 3.3V Ethernet Transceiver The LXT901A and LXT907A are new generation Universal Ethernet Transceivers with improved noise immunity and output filtering. The feature set of the LXT901A/907A has been streamlined, removing Remote Signaling capabilities. The LXT901A and LXT907A provide all the active circuitry to interface most standard 802 ...
Page 2
... Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800- 548-4725 or by visiting Intel’s website at http://www.intel.com. Copyright © Intel Corporation, 2001 *Third-party brands and names are the property of their respective owners. ...
Page 3
Contents 1.0 Pin Assignments and Signal Descriptions 2.0 Functional Description 2.1 Controller Compatibility Modes ...........................................................................12 2.2 Transmit Function................................................................................................13 2.2.1 Jabber Control Function .........................................................................14 2.2.2 SQE Function .........................................................................................14 2.2.2.1 SQE Disable Function (LXT907A only) .....................................15 2.3 Receive Function.................................................................................................15 2.3.1 Polarity Reverse ...
Page 4
LXT901A/907A — Universal 3.3V Ethernet Transceiver Figures 1 LXT901A/907A Block Diagram ............................................................................. 7 2 LXT901A/907A Pin Assignments ......................................................................... 8 3 TPO Output Waveform ....................................................................................... 13 4 Jabber Control Function ..................................................................................... 14 5 SQE Function ..................................................................................................... 15 6 Collision Detection Function ...
Page 5
Tables 1 LXT901A/907A Signal Descriptions ...................................................................... 9 2 Controller Compatibility Modes ...........................................................................13 3 Suitable Crystals .................................................................................................20 4 Absolute Maximum Values..................................................................................30 5 Recommended Operating Conditions .................................................................30 6 I/O Electrical Characteristics ...............................................................................30 7 AUI Electrical Characteristics .............................................................................. Electrical Characteristics ...............................................................................31 ...
Page 6
LXT901A/907A — Universal 3.3V Ethernet Transceiver Revision History Revision Date 6 Description Datasheet ...
Page 7
Figure 1. LXT901A/907A Block Diagram AUTOSEL MODE SELECT LOGIC Controller Compatibility PAUI Port Select LBK Loopback LI Link test TCLK CLKI XTAL OSC CLKO MANCHESTER TEN ENCODER TXD CD SQUELCH / LINK DETECT LEDL RXD MANCHESTER RCLK DECODER COLLISION LOGIC ...
Page 8
LXT901A/907A — Universal 3.3V Ethernet Transceiver 1.0 Pin Assignments and Signal Descriptions Figure 2. LXT901A/907A Pin Assignments n JAB 9 TEST 10 TCLK 11 Part # LXT901A/907APC XX TXD 12 LOT # XXXXXX TEN 13 FPO # ...
Page 9
Table 1. LXT901A/907A Signal Descriptions Pin # 1 Symbol I/O PLCC LQFP 1 10 VCC1 – VCC2 – – 9 VCCA – CIP CIN NTH MD0 ...
Page 10
LXT901A/907A — Universal 3.3V Ethernet Transceiver Table 1. LXT901A/907A Signal Descriptions (Continued) Pin # 1 Symbol I/O PLCC LQFP LEDC FDE 22 38 LBK GND1 – GND2 – – 40 GNDA – ...
Page 11
Table 1. LXT901A/907A Signal Descriptions (Continued) Pin # 1 Symbol I/O PLCC LQFP 41 4 DIP DIN DOP DON 16, 17, 18, 20, 30, 31, 32, 7, ...
Page 12
LXT901A/907A — Universal 3.3V Ethernet Transceiver 2.0 Functional Description The LXT901A/907A Universal Ethernet Interface Transceivers perform the physical layer signaling (PLS) and Media Attachment Unit (MAU) functions as defined by the IEEE 802.3 specification. They function as a PLS-Only device ...
Page 13
Table 2. Controller Compatibility Modes Controller Mode Mode 1 For Motorola 68EN360, MPC860, Advanced Micro Devices AM7990 or compatible controllers Mode 2 For Intel 82596 or 1 compatible controllers Mode 3 For Fujitsu MB86950, MB86960 or compatible controllers (Seeq 8005) ...
Page 14
LXT901A/907A — Universal 3.3V Ethernet Transceiver 2.2.1 Jabber Control Function Figure state diagram of the LXT901A/907A Jabber control function. The on-chip watchdog timer prevents the DTE from locking into a continuous transmit mode. When a transmission exceeds ...
Page 15
SQE Disable Function (LXT907A only) SQE must be disabled for normal operation in hub and switch applications. The LXT907A is configured with an SQE Disable function. The SQE function is disabled when DSQE is set High, and enabled when ...
Page 16
LXT901A/907A — Universal 3.3V Ethernet Transceiver 2.3.1 Polarity Reverse Function The LXT901A/907A polarity reverse function uses both link pulses and end-of-frame data to determine the polarity of the received signal. A reversed polarity condition is detected when eight opposite receive ...
Page 17
Loopback Functions 2.4.1 Standard TP Loopback The LXT901A/907A provides the standard loopback function defined by the 10BASE-T specification for the twisted-pair port. The loopback function operates in conjunction with the transmit function. Data transmitted by the back-end is internally ...
Page 18
LXT901A/907A — Universal 3.3V Ethernet Transceiver Figure 7. Link Integrity Test Function Power On Idle Test Start_Link_Loss_Timer Start_Link_Test_Min_Timer Link_Loss_Timer_Done TPI=Idle Link_Test_Rcvd=False Link Test Fail Reset Link_Count=0 XMIT=Disable RCVR=Disable TPI=Active Link_Test_Rcvd=False TPI=Idle TPI=Active + Link_Count=LC_Max Link Test Fail Extended XMIT=Disable RCVR=Disable ...
Page 19
Link Pulse Transmission When not transmitting data, the LXT901A/907A transmits 802.3-compliant standard link pulses. Figure 8 shows the link integrity pulse timing. Figure 8. Transmitted Link Integrity Pulse Timing 10-20 ms 10-20 ms 10-20 ms Datasheet Universal 3.3V Ethernet ...
Page 20
LXT901A/907A — Universal 3.3V Ethernet Transceiver 3.0 Application Information 3.1 Twisted-Pair Impedance Matching Resistors must be installed on each input and output pair to match impedance of the network media being used. The LXT907A is configured with 100 termination for ...
Page 21
Typical Applications Figure 9 through Figure 16 3.4.1 Auto Port Select with External Loopback Control Figure typical LXT901A/907A application. The diagram is arranged to group similar pins together; it does not represent the actual LXT901A/907A pinout. ...
Page 22
LXT901A/907A — Universal 3.3V Ethernet Transceiver Figure 9. LAN Adapter Board - Auto Port Select with External LPBK Contro 20 pF CLKI TXD TXD TXE TEN TXC TCLK NS8390 BACK-END RXC CONTROLLER RCLK RXD INTERFACE RXD CRS CD COL COL ...
Page 23
Full-Duplex Support Figure 10 shows the LXT907A with a Texas Instruments 380C24 CommProcessor. The 380C24 is compatible with Mode 4 (MD0 and MD1 both High). When used with the 380C24, or other full- duplex capable controller, the LXT907A supports ...
Page 24
LXT901A/907A — Universal 3.3V Ethernet Transceiver 3.4.3 Dual Network Support - 10Base-T and Token Ring Figure 11 shows the LXT901A/907A with a Texas Instruments 380C26 CommProcessor. The 380C26 is compatible with Mode 4 (MD0 and MD1 both High). When used ...
Page 25
Manual Port Select with Link Test Function With MD0 tied Low and MD1 tied High, the LXT901A/907A logic and framing are set to Mode 3 (compatible with Fujitsu MB86950 and MB86960, and Seeq 8005 controllers). the setup for Fujitsu ...
Page 26
LXT901A/907A — Universal 3.3V Ethernet Transceiver Figure 13. Manual Port Select with Seeq 8005 Controller External 20 MHz Source CLKI CLKI LPBK LBK CSN CD 8005 RxD RXD RxC RCLK COLL COL TEN TxEN TCLK TxC TXD TxD PAUI Port ...
Page 27
Three Media Application Figure 14 shows the LXT907A in Mode 2 (compatible with Intel 82596 controllers) with additional media options for the AUI port. Two transformers are used to couple the AUI port to either a D-connector or a ...
Page 28
LXT901A/907A — Universal 3.3V Ethernet Transceiver 3.4.6 AUI Encoder/Decoder Only In this application (see Figure AUTOSEL is tied Low and PAUI is tied High to manually select the AUI port. The twisted-pair port is not used. With MD1 and MD0 ...
Page 29
Shielded Twisted-pair only ( Figure 16 shows the LXT901A in a typical twisted-pair only application. The DTE is connected to a 10BASE-T network through the twisted-pair RJ-45 connector. Note that the AUI port is not used. With MD0 ...
Page 30
LXT901A/907A — Universal 3.3V Ethernet Transceiver 4.0 Test Specifications Note: Table 4 through Table 13 of the LXT901A/907A. These specifications are guaranteed by test except where noted “by design.” Minimum and maximum values listed in recommended operating conditions specified in ...
Page 31
Table 6. I/O Electrical Characteristics (Continued) Parameter Supply current Normal Mode Power Down Mode 1. Typical values are at 25 °C and are for design aid only; not guaranteed and not subject to production testing. 2. Limited functional tests are ...
Page 32
LXT901A/907A — Universal 3.3V Ethernet Transceiver Table 9. Switching Characteristics Parameter Maximum transmit time Jabber Timing Unjab time Time link loss receive Link min receive Link Integrity Timing Link max receive Link transmit period 1. Typical values are at 25 ...
Page 33
Table 12. Transmit Timing Parameter Symbol TEN setup from TCLK TXD setup from TCLK TEN hold after TCLK TXD hold after TCLK Transmit start-up delay - AUI Transmit start-up delay - TP Transmit through-put delay - AUI Transmit through-put delay ...
Page 34
LXT901A/907A — Universal 3.3V Ethernet Transceiver 4.1 Timing Diagrams for Mode 1 (MD1 = Low, MD0 = Low) Figure 17 through Figure 22 Figure 17. Mode 1 RCLK/Start-of-Frame Timing TPIP/TPIN or DIP/DIN ...
Page 35
Figure 19. Mode 1 Transmit Timing TEN t EHCH TCLK TXD TPO Figure 20. Mode 1 Collision Detect Timing CI t COLD COL Figure 21. Mode 1 COL/CI Output Timing TEN COL Figure 22. Mode 1 Loopback Timing LBK t ...
Page 36
LXT901A/907A — Universal 3.3V Ethernet Transceiver 4.2 Timing Diagrams for Mode 2 (MD1=Low, MD0=High) Figure 23 through Figure 28 Figure 23. Mode 2 RCLK/Start-of-Frame Timing TPIP/TPIN or DIP/DIN RCLK t DATA RXD ...
Page 37
Figure 25. Mode 2 Transmit Timing TEN t EHCH TCLK TXD t STUD TPO Figure 26. Mode 2 Collision Detect Timing CI t COLD COL Figure 27. Mode 2 COL/CI Output Timing TEN COL Figure 28. Mode 2 Loopback Timing ...
Page 38
LXT901A/907A — Universal 3.3V Ethernet Transceiver 4.3 Timing Diagrams for Mode 3 (MD1 = High, MD0 = Low) Figure 29 through Figure 36 Figure 29. Mode 3 RCLK/Start-of-Frame Timing (LXT901A TPIP/TPIN or DIP/DIN t CD ...
Page 39
Figure 31. Mode 3 RCLK/Start-of-Frame Timing (LXT907A TPIP/TPIN or DIP/DIN SWS RCLK Generated from TCLK t DATA RXD Figure 32. Mode 3 RCLK/End-of-Frame Timing (LXT907A ...
Page 40
LXT901A/907A — Universal 3.3V Ethernet Transceiver Figure 33. Mode 3 Transmit Timing TEN t EHCH TCLK TXD t TPO Figure 34. Mode 3 Collision Detect Timing CI t COLD COL Figure 35. Mode 3 COL/CI Output Timing TEN COL Figure ...
Page 41
Timing Diagrams for Mode 4 (MD1 = High, MD0 = High) Figure 37 through Figure 42 Figure 37. Mode 4 RCLK/Start-of-Frame Timing TPIP/TPIN or DIP/DIN RCLK t DATA RXD Figure ...
Page 42
LXT901A/907A — Universal 3.3V Ethernet Transceiver Figure 39. Mode 4 Transmit Timing TEN t EHCH TCLK TXD TPO Figure 40. Mode 4 Collision Detect Timing CI t COLD COL Figure 41. Mode 4 COL/CI Output Timing TEN COL Figure 42. ...
Page 43
... Mechanical Specifications Figure 43. 44-Pin PLCC 44-Pin Plastic Leaded Chip Carrier • Part Number LXT901APC and LXT907APC (Commercial Temperature Range) Inches Dim Min Max Min A 0.165 0.180 4.191 A 0.090 0.120 2.286 1 A 0.062 0.083 1.575 2 B 0.050 – 1.270 C 0.026 0.032 0.660 D 0 ...
Page 44
LXT901A/907A — Universal 3.3V Ethernet Transceiver Figure 44. 64-Pin LQFP 64-Pin Low-Profile Quad Flat Package • Part Number LXT901ALC and LXT907ALC (Commercial Temperature Range) Inches Dim Min Max A – 0.063 A1 0.002 0.006 A2 0.053 0.057 B 0.007 .011 ...