CY7C1399L-12VC Cypress Semiconductor Corporation., CY7C1399L-12VC Datasheet

no-image

CY7C1399L-12VC

Manufacturer Part Number
CY7C1399L-12VC
Description
CY7C1399L-12VC32K x 8 3.3V Static RAM
Manufacturer
Cypress Semiconductor Corporation.
Datasheet
查询CY7C1399-12VC供应商
Features
Functional Description
The CY7C1399 is a high-performance 3.3V CMOS Static RAM
organized as 32,768 words by 8 bits. Easy memory expansion
Selection Guide
Cypress Semiconductor Corporation
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum CMOS Standby Current ( A)
Maximum CMOS Standby Current ( A) L
• Single 3.3V power supply
• Ideal for low-voltage cache memory applications
• High speed
• Low active power
• Low CMOS standby power (L)
• 2.0V data retention (L)
• Low-power alpha immune 6T cell
• Plastic SOJ and TSOP packaging
Logic Block Diagram
— 12/15 ns
— 255 mW (max.)
— 180 W (max.), f=f
— 40 W
CE
WE
OE
A
A
A
A
A
A
A
A
A
A
0
1
2
3
4
5
6
7
8
9
MAX
INPUT BUFFER
DECODER
32K x 8
COLUMN
ARRAY
7C1399–12
3901 North First Street
POWER
DOWN
500
12
60
50
7C1399–15
is provided by an active LOW Chip Enable (CE) and active
LOW Output Enable (OE) and three-state drivers. The device
has an automatic power-down feature, reducing the power
consumption by more than 95% when deselected.
An active LOW Write Enable signal (WE) controls the writing/
reading operation of the memory. When CE and WE inputs
are both LOW, data on the eight data input/output pins (I/O
through I/O
the address present on the address pins (A
Reading the device is accomplished by selecting the device
and enabling the outputs, CE and OE active LOW, while WE
remains inactive or HIGH. Under these conditions, the con-
tents of the location addressed by the information on address
pins is present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless
the chip is selected, outputs are enabled, and Write Enable
(WE) is HIGH. The CY7C1399 is available in 28-pin standard
300-mil-wide SOJ and TSOP Type I packages.
500
15
55
50
C1399–1
7
San Jose
) is written into the memory location addressed by
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
32K x 8 3.3V Static RAM
7C1399–20
0
1
2
3
4
5
6
7
500
20
50
50
Pin Configurations
CA 95134
GND
7C1399–25
I/O
I/O
I/O
A
A
A
A
A
A
A
A
A
A
10
11
12
13
14
5
6
7
8
9
0
1
2
500
25
45
50
13
14
1
2
3
4
5
6
7
8
9
10
11
12
Top View
SOJ
CY7C1399
28
27
26
25
24
23
22
21
20
19
18
17
16
15
March 25, 1999
0
408-943-2600
I/O
7C1399–35
V
WE
A
A
A
A
OE
A
CE
I/O
I/O
I/O
I/O
through A
CC
4
3
2
1
0
C1399–2
3
7
6
5
4
500
35
40
50
14
).
0

Related parts for CY7C1399L-12VC

CY7C1399L-12VC Summary of contents

Page 1

Features • Single 3.3V power supply • Ideal for low-voltage cache memory applications • High speed — 12/15 ns • Low active power — 255 mW (max.) • Low CMOS standby power (L) — 180 W (max.), f=f MAX ...

Page 2

Pin Configuration ...

Page 3

Electrical Characteristics Over the Operating Range(continued) Parameter Description V Output HIGH Voltage OH V Output LOW Voltage OL V Input HIGH Voltage IH V Input LOW Voltage IL I Input Load Current IX I Output Leakage Current OZ I Output ...

Page 4

Switching Characteristics Over the Operating Range Parameter Description READ CYCLE t Read Cycle Time RC t Address to Data Valid AA t Data Hold from Address Change OHA t CE LOW to Data Valid ACE t OE LOW to Data ...

Page 5

Data Retention Waveform Switching Waveforms [10, 11] Read Cycle No. 1 ADDRESS DATA OUT PREVIOUS DATA VALID [11, 12] Read Cycle No ACE OE t LZOE HIGH IMPEDANCE DATA OUT t LZCE t PU ...

Page 6

Switching Waveforms (continued) [8, 13, 14] Write Cycle No. 1 (WE Controlled) ADDRESS NOTE 15 DATA I/O t HZOE [8, 13, 14] Write Cycle No. 2 (CE Controlled) ADDRESS CE WE DATA I/O Write Cycle ...

Page 7

... CY7C1399L–15ZC CY7C1399–15VI CY7C1399–15ZI CY7C1399L–15ZI 20 CY7C1399–20VC CY7C1399L–20VC CY7C1399–20ZC CY7C1399L–20ZC CY7C1399–20VI 25 CY7C1399–25VC CY7C1399L–25VC CY7C1399–25ZC CY7C1399L–25ZC 35 CY7C1399–35VC CY7C1399L–35VC CY7C1399–35ZC CY7C1399L–35ZC Document #: 38–00222–G Mode Deselect/Power-Down Read Write ...

Page 8

Package Diagrams © Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does ...

Related keywords