SN74LS174ML1 ON Semiconductor, SN74LS174ML1 Datasheet
SN74LS174ML1
Related parts for SN74LS174ML1
SN74LS174ML1 Summary of contents
Page 1
... HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops. The LS174 is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all ON Semiconductor TTL families. Edge-Triggered D-Type Inputs Buffered-Positive Edge-Triggered Clock Asynchronous Common Reset ...
Page 2
SN74LS174 CONNECTION DIAGRAM DIP (TOP VIEW PIN NAMES D – D ...
Page 3
FUNCTIONAL DESCRIPTION The LS174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops. Each D input’s state is transferred to the corresponding flip-flop’s output ...
Page 4
AC CHARACTERISTICS ( Symbol Parameter f Maximum Input Clock Frequency MAX t Propagation Delay Output PHL t PLH Propagation Delay, Clock to Output t PHL AC SETUP REQUIREMENTS ( Symbol ...
Page 5
PACKAGE DIMENSIONS –A– SEATING –T– PLANE 0.25 (0.010 SN74LS174 N SUFFIX PLASTIC PACKAGE CASE 648–08 ISSUE R NOTES: 1. DIMENSIONING AND TOLERANCING PER ...
Page 6
G K –T– SEATING PLANE 0.25 (0.010 SN74LS174 PACKAGE DIMENSIONS D SUFFIX PLASTIC SOIC PACKAGE CASE 751B–05 ISSUE 0.25 (0.010 ...
Page 7
Notes SN74LS174 http://onsemi.com 7 ...
Page 8
... English Phone: (+1) 303–308–7142 (M–F 1:30pm to 5:00pm UK Time) Email: ONlit@hibbertco.com SN74LS174 ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong 800–4422–3781 Email: ONlit–asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4– ...